Trench Insulated Gate Bipolar Transistors (IGBTs) represent a significant advancement in power semiconductor technology, offering notable improvements over traditional planar IGBTs. Despite these advancements, asymmetric wafer warpage remains a critical challenge due to the complex structure and high-stress processes involved from the early stages of fabrication. The oxidation process, essential for gate formation in trench IGBT fabrication, plays a pivotal role in inducing asymmetric warpage due to thermal stress, intrisic stress, volume expansion, and non-uniform oxidation. Accurate prediction and management of this warpage are crucial for enhancing yield and performance in manufacturing. Finite Element Analysis (FEA) is a valuable tool for predicting and managing warpage in semiconductor manufacturing. In this study, we employed two commercial simulation software packages, COMSOL and ANSYS, to investigate the emergence of asymmetric warpage in trench IGBTs resulting from the gate-formation oxidation step. Initially, 3D-CAD models of the oxidized micron trench structure were designed on a silicon (100) substrate using both COMSOL and ANSYS. Our results indicate that, by carefully selecting the thermomechanical properties of the hundred nm size silicon oxide layer covering the micron-sized silicon trenches, it is possible to accurately reproduce the asymmetric warpage induced by the oxidation step in the two principal perpendicular directions. To further validate our findings, we compared them with experimental results at the 300 mm wafer scale by employing an independent homogenization method. Using ANSYS Material Designer, we determined a homogenized layer of the trenchpatterned oxidized structure. Also in this case, by carefully selecting the thermomechanical properties of the materials, we successfully replicated the asymmetric warpage at wafer level. These findings can be of help in predicting the behaviour of newly designed trench structures and mitigating their asymmetric warpage.

Finite Element Analysis of the Asymmetric Warpage Induced by the Oxidation Process in Trench Insulated Gate Bipolar Transistor (Trench IGBT) 12” Si Patterned Wafers

Sabatini, Filippo;Bassi, Andrea Li
2025-01-01

Abstract

Trench Insulated Gate Bipolar Transistors (IGBTs) represent a significant advancement in power semiconductor technology, offering notable improvements over traditional planar IGBTs. Despite these advancements, asymmetric wafer warpage remains a critical challenge due to the complex structure and high-stress processes involved from the early stages of fabrication. The oxidation process, essential for gate formation in trench IGBT fabrication, plays a pivotal role in inducing asymmetric warpage due to thermal stress, intrisic stress, volume expansion, and non-uniform oxidation. Accurate prediction and management of this warpage are crucial for enhancing yield and performance in manufacturing. Finite Element Analysis (FEA) is a valuable tool for predicting and managing warpage in semiconductor manufacturing. In this study, we employed two commercial simulation software packages, COMSOL and ANSYS, to investigate the emergence of asymmetric warpage in trench IGBTs resulting from the gate-formation oxidation step. Initially, 3D-CAD models of the oxidized micron trench structure were designed on a silicon (100) substrate using both COMSOL and ANSYS. Our results indicate that, by carefully selecting the thermomechanical properties of the hundred nm size silicon oxide layer covering the micron-sized silicon trenches, it is possible to accurately reproduce the asymmetric warpage induced by the oxidation step in the two principal perpendicular directions. To further validate our findings, we compared them with experimental results at the 300 mm wafer scale by employing an independent homogenization method. Using ANSYS Material Designer, we determined a homogenized layer of the trenchpatterned oxidized structure. Also in this case, by carefully selecting the thermomechanical properties of the materials, we successfully replicated the asymmetric warpage at wafer level. These findings can be of help in predicting the behaviour of newly designed trench structures and mitigating their asymmetric warpage.
2025
2025 26th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE)
File in questo prodotto:
File Dimensione Formato  
vinciguerra_EuroSime25.pdf

Accesso riservato

: Publisher’s version
Dimensione 1.26 MB
Formato Adobe PDF
1.26 MB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/1296637
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact