Many high precision measurements of time intervals employ Time-of-Flight (ToF) or Time-Correlate Single-Photon Counting (TCSPC) techniques, exploiting SPAD detectors to reveal single photons with high temporal precision. This work focuses on the design of a Time-to-Digital Converter (TDC) based on a Voltage-Controlled Gated-Ring-Oscillator (GRO). In particular, it presents high-performance in terms of resolution (31.5 ps LSB, Least Significant Bit) and Full-Scale Range (2 μs FSR), allowing a wide range of applications from Light Detection and Ranging (LiDAR) to Fluorescent Imaging (FLIM). The stability of the TDC to Process, Temperature and Voltage (PVT) variations is assessed through a Phase-Locked-Loop (PLL) providing the control voltage to the GRO. In a SPAD array a single global PLL can be implemented, feeding the in-pixel GROs, which experience approximately the same PVT variations. Post-layout simulations are carried out to disclose, before fabrication, the main challenging design trade-offs, from jitter of the converter to PLL stability and noise. The chip design was realized in a 40 nm CMOS technology.

High-Resolution, Long-Range Time-to-Digital Converter for SPAD-Based Time-Correlated Single Photon Counting Applications

Nonne C.;Madonini F.;Villa F.
2023-01-01

Abstract

Many high precision measurements of time intervals employ Time-of-Flight (ToF) or Time-Correlate Single-Photon Counting (TCSPC) techniques, exploiting SPAD detectors to reveal single photons with high temporal precision. This work focuses on the design of a Time-to-Digital Converter (TDC) based on a Voltage-Controlled Gated-Ring-Oscillator (GRO). In particular, it presents high-performance in terms of resolution (31.5 ps LSB, Least Significant Bit) and Full-Scale Range (2 μs FSR), allowing a wide range of applications from Light Detection and Ranging (LiDAR) to Fluorescent Imaging (FLIM). The stability of the TDC to Process, Temperature and Voltage (PVT) variations is assessed through a Phase-Locked-Loop (PLL) providing the control voltage to the GRO. In a SPAD array a single global PLL can be implemented, feeding the in-pixel GROs, which experience approximately the same PVT variations. Post-layout simulations are carried out to disclose, before fabrication, the main challenging design trade-offs, from jitter of the converter to PLL stability and noise. The chip design was realized in a 40 nm CMOS technology.
2023
Lecture Notes in Electrical Engineering
978-3-031-26065-0
978-3-031-26066-7
CMOS 40 nm
Phase-Locked Loop (PLL)
SPAD
Time measurements
Time-of-Flight (ToF)
Time-to-Digital Converter (TDC)
Voltage-Controlled Gated-Ring-Oscillator (VC GRO)
sezele
File in questo prodotto:
File Dimensione Formato  
2023 Nonne.pdf

Accesso riservato

: Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione 502.12 kB
Formato Adobe PDF
502.12 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/1259239
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? ND
social impact