Tunneling-based CMOS Floating Gate Synapse for Low Power Spike Timing Dependent Plasticity