This work proposes and tests an algorithm for batching and dispatching lots along cleaning and diffusion operations of a wafer fab. These are characterised by: 1) time constraints (i.e., the time between the end of an operation 'n' and the start of the operation 'n + q' must be lower than a time limit, in order to guarantee the lots' quality); 2) absence of batching affinity between operations. Literature so far has been falling short in proposing scheduling algorithms suitable for this context. Therefore, we propose two heuristic algorithms to minimise the average flow time and the number of re-cleaned lots, maximise machine saturation and avoid scrapped lots. Discrete-event simulation was used to test the performance of the two algorithms using real data of STMicroelectronics. The formerly proposed model outperforms the latter. Therefore, STMicroelectronics implemented the former in its fab in Catania gaining an increase in the average Overall equipment effectiveness of 7%.

Scheduling batches with time constraints in wafer fabrication

Ciccullo F.;Pero M.;Rossi T.
2020-01-01

Abstract

This work proposes and tests an algorithm for batching and dispatching lots along cleaning and diffusion operations of a wafer fab. These are characterised by: 1) time constraints (i.e., the time between the end of an operation 'n' and the start of the operation 'n + q' must be lower than a time limit, in order to guarantee the lots' quality); 2) absence of batching affinity between operations. Literature so far has been falling short in proposing scheduling algorithms suitable for this context. Therefore, we propose two heuristic algorithms to minimise the average flow time and the number of re-cleaned lots, maximise machine saturation and avoid scrapped lots. Discrete-event simulation was used to test the performance of the two algorithms using real data of STMicroelectronics. The formerly proposed model outperforms the latter. Therefore, STMicroelectronics implemented the former in its fab in Catania gaining an increase in the average Overall equipment effectiveness of 7%.
2020
Batch; Diffusion; Dispatching rules; Scheduling; Semiconductor manufacturing; STMicroelectronics; Time constraints; Wafer fab
File in questo prodotto:
File Dimensione Formato  
Scheduling bathches_POST PRINT.pdf

Open Access dal 01/02/2022

: Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione 1.94 MB
Formato Adobe PDF
1.94 MB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/1134170
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 12
  • ???jsp.display-item.citation.isi??? ND
social impact