The current design drivers for multi-cores, namely performance per watt, scalability and flexibility, make the Networks-on-Chip (NoCs) the de-facto on-chip interconnect. State of the art NoCs can exploit heterogeneous solutions and complex DVFS techniques to fulfill also the variability of the application requirements. Relevant showstoppers to the design of a truly flexible NoC fitting all the possible traffic conditions, are the burstiness of the traffic generated by modern applications magnified by the unbalanced usage of the interconnect resources due to the implemented coherence protocol. This paper presents DENA, a DVFS-capable, heterogeneous NoC design, encompassing the coherence protocol, the application behavior and the need to minimize the energy budget. Simulation results on a 64-core, 2D-mesh architecture executing the SPLASH2 benchmark suite, testify the advantages of DENA from both the performance and energy viewpoints with an average 34.3% energy-performance improvement against the state of the art DVFS-capable NoC design.
|Titolo:||DENA: A DVFS-Capable Heterogeneous NoC Architecture|
|Data di pubblicazione:||2017|
|Appare nelle tipologie:||04.1 Contributo in Atti di convegno|
File in questo prodotto:
|07987567.pdf||Articolo principale||Publisher’s version||Accesso riservato|