RE.PUBLIC@POLIMI pubblicazioni di ricerca del Politecnico di Milano

SANTICCIOLI, ALESSIO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
EU - Europa 52
Totale 52
Salva come PNG Salva come JPEG
Nazione #
IT - Italia 51
FR - Francia 1
Totale 52
Salva come PNG Salva come JPEG
Città #
Milan 33
Legnano 2
Palermo 1
San Giuliano Milanese 1
Totale 37
Salva come PNG Salva come JPEG
Nome #
A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping, file e0c31c11-bdec-4599-e053-1705fe0aef77 8
A 250Mb/s Direct Phase Modulator with -42.4dB EVM Based on a 14GHz Digital PLL, file e0c31c0f-c8a5-4599-e053-1705fe0aef77 7
A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated Jitter, file e0c31c0f-e17e-4599-e053-1705fe0aef77 5
A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter, file e0c31c11-f3b5-4599-e053-1705fe0aef77 5
A Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching Achieving 68.6 fs-rms-Total-Integrated-Jitter and 1.56 μs-Locking-Time, file db11cd2e-cd55-4290-9394-880935980067 4
A 1.6-to-3.0-GHz Fractional-N MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power, file e0c31c0e-8012-4599-e053-1705fe0aef77 4
32.8 A 98.4fs-Jitter 12.9-to-15.1GHz PLL-Based LO Phase-Shifting System with Digital Background Phase-Offset Correction for Integrated Phased Arrays, file e0c31c10-a067-4599-e053-1705fe0aef77 4
A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter, file e0c31c12-7d9f-4599-e053-1705fe0aef77 4
A 66fsrmsJitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking, file e0c31c0f-e180-4599-e053-1705fe0aef77 3
A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler, file dc36e857-1ff2-4898-8361-0b0ee66b3f1f 2
Power-jitter trade-off analysis in digital-to-time converters, file e0c31c0a-5693-4599-e053-1705fe0aef77 2
Time-Variant Modeling and Analysis of Multiplying Delay-Locked Loops, file e0c31c0d-7968-4599-e053-1705fe0aef77 2
A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping, file 93c4ea14-083d-4128-900f-e6ddf7934922 1
A 1.6-to-3.0-GHz Fractional-N MDLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 397fs Jitter at 2.5-mW Power, file e0c31c0e-2925-4599-e053-1705fe0aef77 1
A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter, file e0c31c12-6848-4599-e053-1705fe0aef77 1
Totale 53
Salva come PNG Salva come JPEG
Categoria #
all - tutte 53
article - articoli 37
book - libri 0
conference - conferenze 16
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 106
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/20206 0 0 0 0 3 1 0 2 0 0 0 0
2020/202116 5 0 0 4 2 0 0 0 1 4 0 0
2021/202212 0 1 0 4 0 0 0 0 6 1 0 0
2022/202314 1 4 0 1 1 0 0 0 5 0 2 0
2023/20244 0 0 0 2 2 0 0 0 0 0 0 0
Totale 53