| Nome |
# |
|
An efficient tool for the assisted design of SAR ADCs capacitive DACs, file e0c31c08-e380-4599-e053-1705fe0aef77
|
1.539
|
|
High Scale-Factor Stability Frequency-Modulated MEMS Gyroscope: 3-Axis Sensor and Integrated Electronics Design, file e0c31c0b-d680-4599-e053-1705fe0aef77
|
687
|
|
A 70.7-dB SNDR 100-kS/s 14-b SAR ADC with attenuation capacitance calibration in 0.35-µm CMOS, file e0c31c11-11b3-4599-e053-1705fe0aef77
|
431
|
|
A 11-15 GHz CMOS /2 Frequency Divider For Broad-Band I/Q Generation, file e0c31c09-7fef-4599-e053-1705fe0aef77
|
336
|
|
A 6-fJ/conversion-step 200-kSps Asynchronous SAR ADC with Attenuation Capacitor in 130-nm CMOS adopting Standard MiM Capacitors, file e0c31c0d-cb21-4599-e053-1705fe0aef77
|
288
|
|
Fundamental Power Limits of SAR and ΔΣ Analog-to-Digital Converters, file e0c31c08-e580-4599-e053-1705fe0aef77
|
264
|
|
A 11-15 GHz CMOS ÷2 Frequency Divider For Broad-Band I/Q Generation, file e0c31c0a-3f60-4599-e053-1705fe0aef77
|
144
|
|
A Drift-Resilient Hardware Implementation of Neural Accelerators Based on Phase Change Memory Devices, file e0c31c12-0a69-4599-e053-1705fe0aef77
|
127
|
|
A Sub-400-nT/√Hz, 775-μW, Multi-Loop MEMS Magnetometer With Integrated Readout Electronics, file e0c31c0e-35d3-4599-e053-1705fe0aef77
|
99
|
|
A programmable closed-loop recording and stimulating wireless system for behaving small laboratory animals, file e0c31c08-1e58-4599-e053-1705fe0aef77
|
92
|
|
A New Implantable Closed-Loop Clinical Neural Interface: First Application in Parkinson’s Disease, file e0c31c11-e9e1-4599-e053-1705fe0aef77
|
92
|
|
A Multilayer Neural Accelerator With Binary Activations Based on Phase-Change Memory, file 2341c276-ed49-40a6-a8ee-792a62c73c0a
|
26
|
|
A Compact and Autoclavable System for Acute Extracellular Neural Recording and Brain Pressure Monitoring for Humans, file e0c31c0d-e0d9-4599-e053-1705fe0aef77
|
20
|
|
Efficient Behavioral Simulation of Charge-Pump Phase-Locked Loops, file e0c31c0b-a254-4599-e053-1705fe0aef77
|
7
|
|
A Sub-400-nT/√Hz, 775-μW, Multi-Loop MEMS Magnetometer With Integrated Readout Electronics, file e0c31c08-d803-4599-e053-1705fe0aef77
|
5
|
|
A Compact and Autoclavable System for Acute Extracellular Neural Recording and Brain Pressure Monitoring for Humans, file e0c31c08-1e59-4599-e053-1705fe0aef77
|
4
|
|
A Varactor Configuration Minimizing Flicker Noise Up-conversion in VCOs, file e0c31c08-2f1c-4599-e053-1705fe0aef77
|
4
|
|
An integrated low-noise multichannel system for neural signals amplification, file e0c31c08-3470-4599-e053-1705fe0aef77
|
4
|
|
A compact multichannel system for acquisition and processing of neural signals, file e0c31c08-3471-4599-e053-1705fe0aef77
|
4
|
|
Fully Integrated Systems for Neural Signal Recording: Technology Perspective and Low-Noise Front-End Design, file e0c31c09-c46b-4599-e053-1705fe0aef77
|
4
|
|
Fully Integrated, 406 μA, 5°/hr, Full Digital Output Lissajous Frequency-Modulated Gyroscope, file e0c31c0d-4898-4599-e053-1705fe0aef77
|
4
|
|
A Generalization of the Groszkowski’s Result in Differential Oscillator Topologies, file e0c31c11-1bac-4599-e053-1705fe0aef77
|
4
|
|
Bandwidth vs ZRO Stability Trade-Off in Lissajous Frequency Modulated MEMS Gyroscopes, file 326a0e01-fcb1-4733-8f66-03d7cac36b45
|
3
|
|
Sub-10 μHz/ √ Hz measurement instrumentation for 140-dB DR frequency-modulated MEMS sensors, file aa6d60fa-0090-4ce4-824a-f9865bc2d96f
|
3
|
|
A 6-fJ/conversion-step 200-kSps Asynchronous SAR ADC with Attenuation Capacitor in 130-nm CMOS adopting Standard MiM Capacitors, file e0c31c08-1c42-4599-e053-1705fe0aef77
|
3
|
|
A LOW-NOISE SUB-500uW LORENTZ FORCE BASED INTEGRATED MAGNETIC FIELD SENSING SYSTEM, file e0c31c08-2504-4599-e053-1705fe0aef77
|
3
|
|
A 2-GHz Differentially-Tuned VCO with Reduced Flicker Noise Up-Conversion, file e0c31c08-2db5-4599-e053-1705fe0aef77
|
3
|
|
A 70.7-dB SNDR 100-kS/s 14-b SAR ADC with attenuation capacitance calibration in 0.35-µm CMOS, file e0c31c0a-3b80-4599-e053-1705fe0aef77
|
3
|
|
A 10.2-ENOB, 150-MS/s redundant SAR ADC with a quasi-monotonic switching algorithm for time-interleaved converters, file 00c77365-1dcb-4f0d-a732-886efb41bd7e
|
2
|
|
Concurrent effect of redundancy and switching algorithms in SAR ADCs, file 1089a64e-001b-40d2-8394-318f0dcf4977
|
2
|
|
Frequency dependence on bias current in 5 GHz CMOS VCOs: impact on tuning range and flicker noise upconversion, file e0c31c07-ce7a-4599-e053-1705fe0aef77
|
2
|
|
A Multi-Channel Low-Power System-on-Chip for in vivo NeuralSpike Recording, file e0c31c07-e3e1-4599-e053-1705fe0aef77
|
2
|
|
Flicker Noise Up-Conversion due to Harmonic Distortion in Van der Pol CMOS Oscillators, file e0c31c07-ed03-4599-e053-1705fe0aef77
|
2
|
|
A wireless microsystem with digital data compression for neural spike recording, file e0c31c07-f3af-4599-e053-1705fe0aef77
|
2
|
|
General SSCR vs. cycle-to-cycle jitter relationship with application to the phase noise in PLL, file e0c31c08-29f9-4599-e053-1705fe0aef77
|
2
|
|
Automatic Amplitude Control Loop for a 2-V, 2.5-GHz LC-tank VCO, file e0c31c08-2ea7-4599-e053-1705fe0aef77
|
2
|
|
A Tool for the Assisted Design of Charge Redistribution SAR ADCs, file e0c31c08-3278-4599-e053-1705fe0aef77
|
2
|
|
A power-efficient analog integrated circuit for amplification and detection of neural signals, file e0c31c08-3ed5-4599-e053-1705fe0aef77
|
2
|
|
A 160 ua, 8 mdps/rt-Hz frequency-modulated MEMS yaw gyroscope, file e0c31c0b-2320-4599-e053-1705fe0aef77
|
2
|
|
The First Frequency-Modulated (FM) Pitch Gyroscope, file e0c31c0b-9513-4599-e053-1705fe0aef77
|
2
|
|
Efficient Behavioral Simulation of Charge-Pump Phase-Locked Loops, file e0c31c0b-c4e7-4599-e053-1705fe0aef77
|
2
|
|
Optimization of low-power oscillator topology for frequency modulated MEMS inertial sensors, file e0c31c0c-9bfd-4599-e053-1705fe0aef77
|
2
|
|
A low-noise high-speed comparator for a 12-bit 200-MSps SAR ADC in a 28-nm CMOS process, file e0c31c11-8372-4599-e053-1705fe0aef77
|
2
|
|
A 900-MS/s SAR-based Time-Interleaved ADC with a Fully Programmable Interleaving Factor and On-Chip Scalable Background Calibrations, file 0e47c3ec-5efd-49ea-ae15-6591f23d752b
|
1
|
|
Full-digital output ASIC for Lissajous Frequency Modulated MEMS Gyroscopes, file 96ee2cab-7be4-42e2-9fe3-a01d6ed7cb26
|
1
|
|
A varactor configuration minimizing the amplitude-to-phase noise conversion in VCOs, file e0c31c07-cc4f-4599-e053-1705fe0aef77
|
1
|
|
A 15-GHz Broad-Band ÷2 Frequency Divider in 0.13-µm CMOS Quadrature Generation., file e0c31c07-d3ef-4599-e053-1705fe0aef77
|
1
|
|
5-GHz Oscillator Array with Reduced Flicker Up-Conversion in 0.13-um CMOS, file e0c31c07-d657-4599-e053-1705fe0aef77
|
1
|
|
A DDS-Based PLL for 2.4-GHz Frequency Synthesis, file e0c31c07-d8fc-4599-e053-1705fe0aef77
|
1
|
|
Differentially-Tuned VCO with Reduced Tuning Sensitivity and Flicker Noise Up-Conversion, file e0c31c07-db64-4599-e053-1705fe0aef77
|
1
|
|
Efficient Calculation of the Impulse Sensitivity Function in Oscillators, file e0c31c07-fa55-4599-e053-1705fe0aef77
|
1
|
|
A fast and accurate simulation method of impulse sensitivity function in oscillators, file e0c31c07-fea1-4599-e053-1705fe0aef77
|
1
|
|
A Multi-Channel Low-Power System-on-Chip for in Vivo Recording and Wireless Transmission of Neural Spikes, file e0c31c08-07bd-4599-e053-1705fe0aef77
|
1
|
|
Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band, file e0c31c08-0b13-4599-e053-1705fe0aef77
|
1
|
|
Analysis and Minimization of Flicker Noise Up-Conversion in Voltage-Biased Oscillators, file e0c31c08-1054-4599-e053-1705fe0aef77
|
1
|
|
A wideband voltage-biased LC oscillator with reduced flicker noise up-conversion, file e0c31c08-10ed-4599-e053-1705fe0aef77
|
1
|
|
Simulating phase noise induced from cyclostationary noise sources, file e0c31c08-10f1-4599-e053-1705fe0aef77
|
1
|
|
Reducing flicker noise up-conversion in a 65nm CMOS VCO in the 1.6 to 2.6 GHz band, file e0c31c08-169b-4599-e053-1705fe0aef77
|
1
|
|
A simulation technique to compute phase noise induced from cyclostationary noise sources in RF oscillators, file e0c31c08-17af-4599-e053-1705fe0aef77
|
1
|
|
Impact of non-quasi-static effects on 1/f3 phase noise in a 1.9-to-2.6 GHz oscillator, file e0c31c08-1d66-4599-e053-1705fe0aef77
|
1
|
|
A Simulation and Modeling Environment for the Analysis and Design of Charge Redistribution DACs used in SAR ADCs, file e0c31c08-1e56-4599-e053-1705fe0aef77
|
1
|
|
Analysis and optimization of a SAR ADC with
Attenuation Capacitor, file e0c31c08-1e57-4599-e053-1705fe0aef77
|
1
|
|
Phase noise and accuracy in quadrature oscillators, file e0c31c08-2ae4-4599-e053-1705fe0aef77
|
1
|
|
A multi-tank LC-oscillator, file e0c31c08-2e29-4599-e053-1705fe0aef77
|
1
|
|
A voltage-controlled oscillator for IEEE 802.11a and HiperLAN2 application, file e0c31c08-2e96-4599-e053-1705fe0aef77
|
1
|
|
Differential Tuning Oscillators with Reduced Flicker Noise Upconversion, file e0c31c08-2fca-4599-e053-1705fe0aef77
|
1
|
|
A Multi-Channel Low-Power IC for Neural Spike Recording with Data Compression and Narrowband 400-MHz MC-FSK Wireless Transmission, file e0c31c08-440a-4599-e053-1705fe0aef77
|
1
|
|
A Multi-Channel Low-Power System-on-Chip for Single-Unit Recording and Narrowband Wireless Transmission of Neural Signal, file e0c31c08-440c-4599-e053-1705fe0aef77
|
1
|
|
An efficient linear-time variant simulation technique
of oscillator phase sensitivity function, file e0c31c08-449d-4599-e053-1705fe0aef77
|
1
|
|
A 64-Channel 965-μW Neural Recording SoC with UWB Wireless Transmission in 130-nm CMOS, file e0c31c10-c078-4599-e053-1705fe0aef77
|
1
|
|
On amplitude-gain-control optimization for Lissajous frequency modulated MEMS gyroscopes, file e0c31c12-0ad1-4599-e053-1705fe0aef77
|
1
|
| Totale |
4.261 |