Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators

Gabriele Montanaro DEIB Politecnico di Milano Milano, Italy gabriele.montanaro@polimi.it Andrea Galimberti DEIB Politecnico di Milano Milano, Italy andrea.galimberti@polimi.it Ernesto Colizzi SIAE MICROELETTRONICA Milano, Italy ernesto.colizzi@siaemic.com Davide Zoni DEIB Politecnico di Milano Milano, Italy davide.zoni@polimi.it

Abstract—In order to mitigate the security threat of quantum computers, NIST is undertaking a process to standardize postquantum cryptosystems, aiming to assess their security and speed up their adoption in production scenarios. Several hardware and software implementations have been proposed for each candidate, while only a few target heterogeneous platforms featuring CPUs and FPGAs. This work presents a HW/SW co-design of BIKE for embedded platforms featuring both CPUs and small FPGAs and employs high-level synthesis (HLS) to timely deliver the hardware accelerators. In contrast to state-of-the-art solutions targeting performance-optimized HLS accelerators, the proposed solution targets the small FPGAs implemented in the heterogeneous platforms for embedded systems. Compared to the softwareonly execution of BIKE, the experimental results collected on the systems-on-chip of the entire Xilinx Zynq-7000 family highlight a performance speedup ranging from $1.37 \times$, on Z-7010, to $2.78 \times$, on Z-7020.

Index Terms—Post-quantum cryptography, code-based cryptography, QC-MDPC codes, high-level synthesis, hardwaresoftware co-design, BIKE, FPGA

I. INTRODUCTION AND RELATED WORKS

In the near future, large-scale quantum computers are expected to break widely used public-key cryptosystems, whose security relies on the hardness of factoring large integers and computing discrete logarithms in a cyclic group. To this end, post-quantum cryptography (PQC) aims to design cryptoschemes that can be executed on traditional, i.e., non-quantum, computers and are secure against both traditional and quantum attacks.

In this scenario, the National Institute of Standards and Technology (NIST) undertook the process of evaluating and standardizing novel post-quantum schemes to face the security threat imposed by the advances in quantum computing. Given the wide range of scenarios that mandate the use of cryptographic primitives, a goal of NIST is to ensure the possibility of implementing the selected post-quantum cryptosystems on the largest variety of computing platforms. Thus, efficient software and hardware implementations targeting Intel Haswell CPUs and Xilinx Artix-7 FPGAs, respectively, are critical

This work was partially supported by SIAE MICROELETTRONICA and by the EU Horizon 2020 "TEXTAROSSA" project (Grant No. 956831).

factors in evaluating the NIST post-quantum candidates. However, the actual adoption of PQC into production environments is subject to the time-consuming process of designing and evaluating effective software and hardware implementations of the candidate cryptosystems. To this end, the usage of highlevel synthesis (HLS) emerged as a viable solution for timely delivery of hardware implementations of PQC solutions [1].

Starting from the cryptosystems selected for the fourth evaluation round of the NIST PQC contest [2], this work targets the hardware-software (HW/SW) co-design of the BIKE postquantum key encapsulation module (KEM), a candidate for future standardization that is based on QC-MDPC codes [3]. The proposed HW/SW co-design of BIKE targets embedded platforms featuring both CPUs and small FPGAs and employs HLS to design the hardware accelerators.

HLS has been extensively used to deliver hardware implementations of the candidates of the NIST PQC contest, including lattice-based KEMs [1], the Classic McEliece code-based KEM [4], and comprehensive implementations of both latticebased KEM and digital signature schemes [5]. A HW/SW codesign approach exploiting HLS to design hardware accelerators was successfully employed targeting Classic McEliece [4] and lattice-based cryptosystems [6]. Notably, the state-of-theart contains few hardware [7]–[13] and software [3], [14], [15] BIKE implementations, while, to the best of our knowledge, no HW/SW co-design solution was proposed.

Contributions - In contrast to existing state-of-the-art solutions targeting performance-optimized HLS accelerators, the proposed HW/SW co-design approach aims to optimize the area-performance trade-off for those embedded computing platforms featuring both a CPU and programmable logic. Notably, optimizing performance is subject to the limited programmable hardware resources of the considered platforms and thus represents an additional and challenging design factor when using HLS to design the hardware accelerators.

Compared to the reference software execution of BIKE, the results of the proposed HW/SW co-design targeting the Xilinx Zynq-7000 embedded-class SoC family, i.e., Z-7010, Z-7015, and Z-7020, show performance improvements up to $2.78 \times$.

Algorithm 1 Key generation.			rithm 2 Encapsulation.	Algorithm 3 Decapsulation.			
1: f	unction $[H,\sigma,h]$ KeyGen ()	1: f	unction $[K, c]$ ENCAPS (h)	1: f u	unction $[K]$ DECAPS (H, σ, c)		
2:	seed = TRNG ();	2:	m = TRNG();	2:	$s' = h_0 \odot s;$		
3:	H = PRNG(SHAKE(seed));	3:	e = PRNG(SHAKE(m));	3:	e' = 0;		
4:	$f = h_0; res = h_0;$	4:	$s = e_0 \oplus (e_1 \odot h);$	4:	while $s' \neq 0$ do		
5:	for $i \in 1$ to $\lfloor log_2(p-2) \rfloor$ do	5:	$m' = m \oplus $ SHA3 $(e);$	5:	$upc = s' \cdot H;$		
6:	$f = f \odot f^{2^{2^{i-1}}};$	6:	$c = \{s, m'\};$	6:	$e' = e' \oplus (upc \ge thr);$		
7:	if $(p-2)_2[i] = 1_2$ then	7:	$K = \mathbf{SHA3}(\{m, c\});$	7:	$s' = e' \odot H^T;$		
8:	$res = res \odot f^{2^{r-2 \mod 2^i}}:$	8:	return $\{K, c\};$	8:	$m'' = m' \oplus \operatorname{SHA3}(e');$		
0.	$b_{2} = f^{2}$			9:	$a = e' = \text{PRNG}(\text{SHAKE}(m'')) ? m'' : \sigma;$		
9.	$h_{0_{inv}} = f$, $h = h \odot h$.			10:	$K = SHA3(\{a, c\});$		
10:	$n = n_1 \odot n_{0_{inv}};$			11:	return K;		
11:	$\sigma = 1 \text{KNG}();$,		
12:	return $\{H, \sigma, h\};$						

Fig. 1: Algorithms for the key generation, encapsulation, and decapsulation primitives of BIKE [3].

II. METHODOLOGY

A. BIKE specification and baseline HLS

Figure 1 shows the algorithms for the three main primitives of BIKE, i.e., key generation (Algorithm 1), encapsulation (Algorithm 2), and decapsulation (Algorithm 3). Notably, few critical operations dominate the computational complexity, thus representing the leading candidates for optimization in the HLS process. The key generation requires a binary polynomial inversion (see lines 4-9 in Algorithm 1), a binary polynomial multiplication (line 10), and SHAKE256-based sampling (line 3). The encapsulation requires a binary polynomial multiplication (see line 4 in Algorithm 2), uniform random sampling employing SHAKE256 (line 3), and the computation of two SHA3-384 hash digests (lines 5 and 7). The decapsulation requires a binary polynomial multiplication (see line 2 in Algorithm 3), QC-MDPC bit-flipping decoding (lines 3-7), computing SHA3-384 digests (lines 8 and 10), and SHAKE256based sampling (line 9).

Baseline HLS implementation - Preliminary changes to the original software are mandatory to meet the HLS specification requirements. Unbounded arrays passed as arguments by pointer are replaced with bounded arrays. Moreover, the original recursive formulation of the multiplication is not supported by the HLS frameworks, therefore it was replaced with a simpler Comba implementation.

B. HLS optimizations and HW/SW co-design

The proposed co-design approach is organized in three steps to deliver an area-performance optimized HW/SW solution. The *performance optimization* step aims to optimize the execution time of each of the three primitives of BIKE separately. The subsequent *area optimization* step targets the resource utilization of each performance-optimized primitive of BIKE. Last, the *HW/SW co-design* step delivers the final solution by selectively implementing each primitive either in hardware or software to maximize the area-performance trade-off. **Performance optimization -** Starting from the baseline designs, we explored the most time-consuming operations of each primitive. In particular, multiplication is a critical operation in all KEM primitives while also dominating the execution time for both the key generation and the decapsulation primitives. We rewrite the multiplication code to speed up all three KEM primitives by adding a Karatsuba multiplication layer [16] on top of the Comba multiplication [17]. Notably, the proposed design allows configuring the number of Karatsuba recursions at compile-time to allow a configurable areaperformance trade-off. In addition, applying *loop unrolling* and *loop pipelining* to the innermost Comba multiplication logic significantly reduces the latency of multiplications.

Area optimization - Area optimization is carried out first by enforcing resource sharing, employing the function inlining and resource allocation HLS directives. Resource sharing was enforced within the bit-flipping decoding, multiplication, SHA-3, and SHAKE operations. In particular, we instantiate the common logic of SHA-3 and SHAKE only once within each KEM primitive since the two share a significant amount of C code, drastically reducing their occupied area. Since multiplication also appears in key generation while encapsulation employs multiplication, SHA-3, and SHAKE, the area of all three KEM primitives is actually reduced by applying the aforementioned changes. In addition, struct variables, which used a multitude of LUT resources, were modified into array variables, saving a significant amount of area. Moreover, the storage binding HLS directive was used to force the implementation of small variables as RAM instead of ROM memories, for which the default implementation consumed too many BRAM blocks. Last, array partitioning directives were employed to reduce BRAM utilization, which otherwise would end up as the scarcest resource due to the many array variables declared in the C code. Such optimization allowed indeed to force the usage of flip-flops, instead of BRAM, for the smaller variables, such as 32-bit seed and 256-bit σ , m, m', and m'' detailed in Figure 1. Notably, due to the large size

TABLE I:	Com	oarison	between	software	and	HLS-	based	imp	lementations	across	high-level	synthesis	optimization	process.
											<u> </u>			

Target	Design	KEM	LUT	LUT FF DSP BRAM		BRAM	Clock	Latency	Speedup
Turger	(Optimization)	Primitive	[# (%)]	[# (%)]	[# (%)]	[# (%)]	[MHz]	$[ms (10^3 cc)]$	[×]
	Baseline SW	KeyGen	_	_	_	_	667	332.14 (221537)	1
CPU		Encaps	_	_	_	_	667	14.86 (9913)	1
		Decaps	_	_	-	_	667	464.61 (309894)	1
	Baseline HLS	KeyGen	14110	10011	0	28	100	268.67 (26867)	1.24
		Encaps	64097	56581	0	93	100	16.69 (1669)	0.89
		Decaps	106799	86432	0	169	100	248.96 (24896)	1.86
	Interm. HLS (Perf)	KeyGen	17208	14428	0	36	100	137.83 (13783)	2.41
FPGA		Encaps	66887	59219	0	129	100	6.49 (649)	2.29
		Decaps	120918	95953	14	193	100	135.70 (13570)	3.42
	Final HLS (Perf+Area)	KeyGen	13567	11621	0	40	100	137.84 (13784)	2.41
		Encaps	23260	15571	0	96	100	6.33 (633)	2.35
		Decaps	37160	38118	35	90	100	135.48 (13548)	3.43

of the polynomials, in the order of thousands of bits, variables holding polynomial data are instead left mapped to BRAM.

HW/SW co-design - The HW/SW co-design phase aims to identify the best mix of KEM primitives executed on the CPU and instantiated on the FPGA, depending on the performance of the software execution and the HLS modules subject to the resource utilization of the latter. The identified solution must minimize latency while satisfying the area constraints given by the FPGA part of the target SoC. The exploration of the possible HW/SW combinations will prioritize hardware modules that provide the most significant latency reductions and that occupy the smallest amount of FPGA resources.

III. EXPERIMENTAL EVALUATION

This section discusses the results of the HW-SW co-design of BIKE with NIST security level 1, i.e., security against quantum attacks equivalent to AES-128, targeting the Z-7010, Z-7015, and Z-7020 Xilinx Zynq-7000 SoCs.

A. Experimental setup

The reference software execution was carried out on the CPU part of the Xilinx Zynq-7000 SoC, executing the Xilinx Petalinux 2022.1 operating system. The Zynq-7000 chips feature a 32-bit dual-core ARM Cortex-A9 processor that implements the ARM v7 ISA and runs at a 667MHz clock frequency. The software execution targeted the C99 reference implementation of BIKE [3].

The high-level synthesis of the hardware components was carried out through Xilinx Vitis HLS 2022.1, starting from the portable optimized C implementation of BIKE [18]. The high-level synthesis and the RTL synthesis and implementation via Xilinx Vivado 2022.1 targeted the FPGA parts of the Xilinx Zynq-7000 Z-7010, Z-7015, and Z-7020 chips, feeding them a 100MHz clock frequency. The available FPGA resources consist of 17600, 46200, and 53200 look-up tables (LUT), 35200, 92400, and 106400 flip-flops (FF), 80, 160, and 220 DSP slices (DSP), and 60, 95, and 140 36Kb blocks of block RAM (BRAM), respectively. The area results reported in the following were obtained after RTL implementation.

TABLE II: Area and performance comparison between software, hardware, and hardware-software solutions. The – mark denotes no resources used due to software execution.

Decian	KEM	LUT	FF	DSP	BRAM	Latency
Design	primitive	[#]	[#]	[#]	[#]	[ms]
	KeyGen	_	_	_	_	332.14
SW	Encaps	_	_	_	_	14.86
3 **	Decaps	_	-	_	-	464.61
	Total	-	_	_	_	811.61
	KeyGen	13567	11621	0	40	137.84
7-7010	Encaps	-	-	_	_	14.86
HW/SW	Decaps	-	_	_	-	464.61
1100/500	Total	13567	11621	0	40	617.31
	Available	17600	35200	80	60	-
	KeyGen	-	_	_	-	332.14
7-7015	Encaps	-	-	_	_	14.86
HW/SW	Decaps	37160	38118	35	90	135.48
1100,500	Total	37160	38118	35	90	482.48
	Available	46200	92400	160	95	-
	KeyGen	13567	11621	0	40	137.84
7-7020	Encaps	-	-	_	_	14.86
HW/SW	Decaps	37160	38118	35	90	135.48
1100,500	Total	50727	49739	35	130	288.18
	Available	53200	106400	220	140	-
	KeyGen	13567	11621	0	40	137.84
HW	Encaps	23260	15571	0	96	6.33
11 //	Decaps	37160	38118	35	90	135.48
	Total	73987	65310	35	226	279.65

B. Experimental results

Table I details the resource utilization of the HLS-based implementations of BIKE and compares their performance with the reference software execution. Resource utilization is expressed as the absolute amount of LUT, FF, DSP, and BRAM resources and their relative utilization of the resources available on the target FPGA. Performance statistics are reported in terms of the clock frequency, expressed in MHz, and the latency, expressed in milliseconds and thousands of clock cycles. In addition, the speedup metric represents the ratio between the execution time of the reference software execution and the latency of the current target.

High-level synthesis optimization - In this paragraph, we discuss the improvements to the KEM primitive modules across the HLS optimization process, referring to the experimental results detailed in Table I.

Compared to the software execution of BIKE, the Baseline



Fig. 2: Relative execution time, normalized to reference software execution (lower is better).

HLS designs report a performance speedup of $1.24 \times$ and $1.86 \times$ for key generation and decapsulation, respectively, while the encapsulation primitive was slightly slower. The three HLS modules occupy a large number of resources, particularly LUT and BRAM ones, with only the *KeyGen* one fitting in the Zynq-7000 chips. After performance optimization, the Interm. HLS designs are at least $2 \times$ faster than software execution, with a speedup up to $3.42 \times$ for decapsulation, at the cost of increased area. Finally, after area optimization, the Final HLS designs exhibit a large resource utilization reduction with negligible performance penalties. The Decaps module fits even in the intermediate Zynq-7000 SoC, i.e., Z-7015, while the combined KeyGen and Decaps modules can be concurrently implemented on Z-7020. Notably, the area-optimized *Decaps* module saves more than 80000 LUTs, 57000 FFs, and 100 BRAMs compared to the baseline HLS design.

Hardware-software co-design - Table II details the resource utilization and performance of the identified HW/SW solutions, comparing them to the reference software execution and the hardware instantiation of all three KEM primitives. In addition, the execution time, normalized to reference software execution, is represented in Figure 2. The KEM primitives implemented in hardware are chosen to minimize latency while fitting into the three Zynq-7000 chips.

The HW-SW co-design solution targeting the Z-7010 SoC delivers a $1.31 \times$ performance speedup, i.e., $0.76 \times$ the latency of software-only execution, implementing the *KeyGen* module in hardware while the other two KEM primitives are executed in software. The identified Z-7015 design provides a $1.70 \times$ performance speedup, i.e., $0.59 \times$ the latency of software-only execution, implementing the *Decaps* module in hardware while the other two KEM primitives are executed in software. Finally, applying our HW/SW co-design approach to the larger Z-7020 chip results in a $2.78 \times$ performance speedup, i.e., $0.36 \times$ the latency of software-only execution, implementing both *KeyGen* and *Decaps* modules in hardware while *Encaps* is still executed in software.

IV. CONCLUSIONS

This work presents an HW/SW co-design of BIKE for those embedded platforms featuring both CPUs and small FPGAs and employs high-level synthesis (HLS) to timely deliver the hardware accelerators. In contrast to state-of-the-art solutions targeting performance-optimized HLS accelerators, the proposed solution offers an area-performance optimized co-design targeting the small FPGAs implemented in heterogenous embedded platforms. Compared to the software-only execution of BIKE, the experimental results collected on the systems-on-chip of the entire Xilinx Zynq-7000 family highlight a performance speedup ranging from $1.37 \times$, on Z-7010, to $2.78 \times$, on Z-7020.

REFERENCES

- [1] V. B. Dang, F. Farahmand, M. Andrzejczak, K. Mohajerani, D. T. Nguyen, and K. Gaj, "Implementation and benchmarking of round 2 candidates in the nist post-quantum cryptography standardization process using hardware and software/hardware co-design approaches," Cryptology ePrint Archive, Paper 2020/795, 2020, https://eprint.iacr.org/2020/795. [Online]. Available: https://eprint.iacr.org/2020/795
- [2] National Institute of Standards and Technology (NIST) U.S. Department of Commerce, "Nistir 8413, status report on the third round of the nist post-quantum cryptography standardization process," https://nvlpubs.nist.gov/nistpubs/ir/2022/NIST.IR.8413.pdf, 2022.
- [3] N. Aragon, P. S. L. M. Barreto, S. Bettaieb, L. Bidoux, O. Blazy, J.-C. Deneuville, P. Gaborit, S. Gueron, T. Güneysu, C. A. Melchor, R. Misoczki, E. Persichetti, N. Sendrier, J.-P. Tillich, V. Vasseur, and G. Zémor, "BIKE website," https://www.bikesuite.org/, 2021.
- [4] V. Kostalabros, J. Ribes-González, O. Farràs, M. Moretó, and C. Hernandez, "Hls-based hw/sw co-design of the post-quantum classic mceliece cryptosystem," in 2021 31st International Conference on Field-Programmable Logic and Applications (FPL), 2021, pp. 52–59.
- [5] A. Guerrieri, G. D. S. Marques, F. Regazzoni, and A. Upegui, "Design Exploration and Code Optimizations for FPGA-Based Post-Quantum Cryptography using High-Level Synthesis," 3 2022. [Online]. Available: https://doi.org/10.36227/techrxiv.19404413.v1
- [6] D. T. Nguyen, V. B. Dang, and K. Gaj, "High-level synthesis in implementing and benchmarking number theoretic transform in latticebased post-quantum cryptography using software/hardware codesign," in *Applied Reconfigurable Computing. Architectures, Tools, and Applications*, F. Rincón, J. Barba, H. K. H. So, P. Diniz, and J. Caba, Eds. Cham: Springer International Publishing, 2020, pp. 247–257.
- [7] J. Richter-Brockmann, J. Mono, and T. Guneysu, "Folding bike: Scalable hardware implementation for reconfigurable devices," *IEEE Transactions on Computers*, 2021.
- [8] J. Richter-Brockmann, M.-S. Chen, S. Ghosh, and T. Güneysu, "Racing bike: Improved polynomial multiplication and inversion in hardware," Cryptology ePrint Archive, Paper 2021/1344, 2021, https://eprint.iacr.org/2021/1344. [Online]. Available: https://eprint.iacr.org/2021/1344
- [9] A. Barenghi, W. Fornaciari, A. Galimberti, G. Pelosi, and D. Zoni, "Evaluating the trade-offs in the hardware design of the ledacrypt encryption functions," in 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2019, pp. 739–742.
- [10] D. Zoni, A. Galimberti, and W. Fornaciari, "Flexible and scalable fpga-oriented design of multipliers for large binary polynomials," *IEEE Access*, vol. 8, pp. 75 809–75 821, 2020.
- [11] ——, "Efficient and scalable fpga-oriented design of qc-ldpc bit-flipping decoders for post-quantum cryptography," *IEEE Access*, vol. 8, pp. 163 419–163 433, 2020.
- [12] A. Galimberti, G. Montanaro, and D. Zoni, "Efficient and scalable fpga design of gf(2m) inversion for post-quantum cryptosystems," *IEEE Transactions on Computers*, pp. 1–1, 2022.
- [13] A. Galimberti, D. Galli, G. Montanaro, W. Fornaciari, and D. Zoni, "On the use of hardware accelerators in qc-mdpc code-based cryptography," in *Proceedings of the 19th ACM International Conference on Computing Frontiers*, ser. CF '22. New York, NY, USA: Association for Computing Machinery, 2022, p. 193–194. [Online]. Available: https://doi.org/10.1145/3528416.3530243
- [14] N. Drucker, S. Gueron, and D. Kostic, "Fast polynomial inversion for post quantum qc-mdpc cryptography," in *Cyber Security Cryptography* and Machine Learning, S. Dolev, V. Kolesnikov, S. Lodha, and G. Weiss, Eds. Cham: Springer International Publishing, 2020, pp. 110–127.

- [15] M.-S. Chen, T. Güneysu, M. Krausz, and J. P. Thoma, "Carry-less to bike faster," in *Applied Cryptography and Network Security*, G. Ateniese and D. Venturi, Eds. Cham: Springer International Publishing, 2022, pp. 833–852.
- [16] A. Karatsuba and Y. Ofman, "Multiplication of many-digital numbers by automatic computers," *Proceedings of the USSR Academy of Sciences*,

vol. 145, pp. 293–294, 1962.

- [17] P. G. Comba, "Exponentiation cryptosystems on the ibm pc," *IBM Systems Journal*, vol. 29, no. 4, pp. 526–538, 1990.
- [18] Amazon Web Services Labs, "Additional implementation of bike (bit flipping key encapsulation)," https://github.com/awslabs/bike-kem, 2020.