

# Multilayered Ge/SiGe Material in Microfabricated Thermoelectric Modules

A. SAMARELLI,<sup>1,5</sup> L. FERRELLIN,<sup>1</sup> S. CECCHI,<sup>2</sup> D. CHRASTINA,<sup>2</sup>  
G. ISELLA,<sup>2</sup> T. ETZELSTORFER,<sup>3</sup> J. STANGL,<sup>3</sup> E. MULLER GUBLER,<sup>4</sup>  
J.M.R. WEAVER,<sup>1</sup> P. DOBSON,<sup>1</sup> and D.J. PAUL<sup>1</sup>

1.—School of Engineering, University of Glasgow, Rankine Building, Oakfield Avenue, Glasgow G12 8LT, UK. 2.—L-NESS, Politecnico di Milano, Como, Italy. 3.—Johannes Kepler Universität, Linz, Austria. 4.—ETH Zurich, Zurich, Switzerland. 5.—e-mail: antonio.samarelli@glasgow.ac.uk

(Received October 28, 2013; accepted May 3, 2014;  
published online May 29, 2014)

## INTRODUCTION

The efficiency of a thermoelectric material is evaluated by measuring the figure of merit  $ZT = \alpha^2 \sigma T / \kappa$ , where  $\alpha$  is the Seebeck coefficient,  $\sigma$  is the electrical conductivity,  $T$  is the temperature and  $\kappa$  is the thermal conductivity. Commercial thermoelectric modules are still dominated by bulk bismuth telluride ( $\text{Bi}_2\text{Te}_3$ ) alloys below  $100^\circ\text{C}$  and lead telluride ( $\text{PbTe}$ ) is still one of the best performance thermoelectrics for applications between  $200^\circ\text{C}$  and  $500^\circ\text{C}$ .<sup>1</sup> Tellurium, however, is rare and unsustainable and lead has been banned from consumer devices due to its toxicity. Hence, there is substantial interest in finding suitable alternatives for these materials.

The thermoelectric properties of the main commercial microelectronic semiconductors such as Si, Ge and  $\text{Si}_{1-x}\text{Ge}_x$  are poor close to room temperature compared to  $\text{Bi}_2\text{Te}_3$  generators and Peltier coolers.<sup>1</sup>

$\text{Si}_{1-x}\text{Ge}_x$  alloys have been used for radioisotope thermoelectric generators by NASA due to the high  $ZT$ s at temperatures above  $500^\circ\text{C}$ .<sup>1</sup> However, the presence of low dimensional structure, such as quantum wells, quantum wires or quantum dots, can improve the thermoelectric performances of a material at room temperature.<sup>2,3</sup> This is due to enhancements of both  $\alpha$ , through larger asymmetry in the density of states around the chemical potential,<sup>4,5</sup> and  $\sigma$ , from reduced ionised impurity scattering.<sup>3</sup>  $\kappa$  is reduced as result of higher phonon scattering rates at heterointerfaces.<sup>1</sup> Mature Si/SiGe and Ge/SiGe heteroepitaxial growth technology potentially allows engineered thermoelectric materials<sup>6</sup> that would be compatible and integrable with CMOS and Si photonics circuits.<sup>7</sup>

We have previously demonstrated lateral Hall bar devices with integrated heaters and thermometers that can measure the value of  $ZT$  for lateral transport in heterostructures, and additional test structures to estimate the contribution of any thermal parasitic channel.<sup>8,9</sup> In this paper, we demonstrate a set of test structures with a similar type of

approach to allow  $ZT$  to be obtained for vertical transport in heterostructure, i.e. where the electrical and thermal transport is perpendicular to the heterostructure interfaces.

### SAMPLE PREPARATION

Four-micrometer Ge/SiGe superlattice structures have been grown by low-energy plasma-enhanced chemical vapour deposition (LEPECVD)<sup>10</sup> on 100-mm-diameter Si wafers.  $p$ -type superlattices doped with boron at  $2.0 \times 10^{18} \text{ cm}^{-2}$  with 922 repeats of  $2.85 \pm 0.85 \text{ nm}$  Ge quantum wells (QWs) with  $1.12 \pm 0.14 \text{ nm}$   $\text{Si}_{0.5}\text{Ge}_{0.5}$  barriers were grown strain symmetrised to  $\text{Si}_{0.7}\text{Ge}_{0.3}$  virtual substrates.<sup>6</sup> High resolution x-ray diffraction (XRD) and scanning transmission electron microscopy (STEM) were used to characterise both the Si and Ge content inside the superlattice and to precisely measure the layer thickness of each barrier and QW.<sup>8,10</sup> Both techniques agreed with a difference of less than 3%. This difference is within the error of measurement and inside the specification of growth. Such deviation is not expected to create any impact on the final value of the calculated  $ZT$ . Figure 1 shows a STEM image of one of the analysed sample.

The Ge/SiGe test structures were patterned using conventional photolithography and low damage reactive ion etch methods.<sup>11</sup> To characterise the cross-plane electrical conductivity, we used an approach similar to the one reported in,<sup>12–14</sup> but implemented with circular TLM structures<sup>15,16</sup> (Fig. 2) to increase the accuracy of the measure-




Fig. 1. A STEM image of a  $3.43 \pm 0.12 \text{ nm}$   $p$ -Ge QW (XRD  $3.54 \text{ nm}$ ) and  $1.12 \pm 0.14 \text{ nm}$  (XRD  $1.66 \text{ nm}$ ) of  $p$ - $\text{Si}_{0.5}\text{Ge}_{0.5}$  barrier. Both measurements are within the specification of design. By analysing the electrical, thermal and Seebeck measurements for different structures, it is possible to correlate the impact of the QW and barrier thicknesses on the figure of merit  $ZT$ , as further illustrated in.<sup>16</sup>

ments.<sup>17</sup> Lift off of Ni and a successive annealing at  $340^\circ\text{C}$  allowed the formation of NiGe Ohmic contacts.<sup>15</sup> The values of the four-terminal resistances shown in Fig. 2b were measured for different etching depths and gap spacing. The total measured resistance ( $R_{\text{TOT}}$ ) is the contribution of the contact resistance ( $R_c$ ), the vertical superlattice resistance ( $R_{\text{SL}}$ ) and the lateral superlattice contribution ( $R_L$ ), its value is equal to:  $R_{\text{TOT}} = 2R_c + 2R_{\text{SL}} + R_L$ . For a zero gap spacing the contribution of the lateral conduction is zero:  $R_{\text{TOT}} = 2R_c + 2R_{\text{SL}}$ . By plotting these calculated values versus the etch depth, it is possible to extract both the value of  $R_c$ , as the intercept of the fitted line with the vertical axis in Fig. 2c, and the value of electrical conductivity as the gradient of the fitted line scaled by the geometrical dimensions of the device. This process has been implemented in the analysis of several designs.<sup>16</sup> A value for  $\sigma$  of  $8630 \pm 910 \text{ S/m}$  was obtained for a  $3.48 \text{ nm}$   $p$ -Ge quantum well and  $1.5 \text{ nm}$   $p$ -SiGe barrier shown in Fig. 2c. The second test structure to measure  $\alpha$  and  $\kappa$  involved a mesa structure with thermometers consisting of a metal bilayer of Ti/Pd (20/80 nm) patterned at the top and bottom of the structure and a NiCr heater  $33 \text{ nm}$  thick patterned on the top surface (Fig. 3). Silicon nitride layers,  $50 \text{ nm}$  thick, deposited by plasma-enhanced chemical vapour deposition (PECVD), were used to provide electrical insulation between the heater, the thermometer and the Ohmic contacts. No electrical and thermal connections are present between the top and the bottom of the mesa structure, to prevent heat and current leakage. Moreover, to minimise errors due to the lateral contributions, self-aligned techniques were used for both thermometers and electrical contact pads.

### SAMPLE CHARACTERISATION

The sample was mounted on a metal plate to create a heat sink on the back of the wafer. When a DC voltage was applied to the NiCr heater, a temperature gradient was established across the heterostructure. The calibrated Ti/Pd thermometers<sup>18</sup> were used to measure the relative temperature difference across the superlattice for a range of applied powers.

Thermal measurements are problematic because any physical connection to the required thermometers and heaters produces parasitic heat channels that impair the accuracy of the measurements. Even assuming a unidimensional heat conduction (the ratio of the heater width and material thickness being 10:1), due to the large thermal conductivity of the metal layers and the lateral thermal conductivity of the superlattices,<sup>8</sup> lateral heat spreading is present in the structure as depicted in Fig. 4c. A second test structure was developed to measure this contribution and modelling was then used to subtract this contribution to improve the estimation of  $\kappa$ .<sup>8,18</sup> Fig. 4b.




Fig. 2. (a) An optical picture of the device test structure used to characterise cross plane electrical conductivity of the superlattice material under test. (b) Measured resistance for different gap spacing. (c) Superlattice resistance versus the etching depth.




Fig. 3. An optical picture of the device test structure used to characterise  $\alpha$  and  $\kappa$  of the superlattice material under test. The inset presents a detailed picture of the two thermometers with the heater and voltage probes used to measure  $\alpha$ .

The second test structure consisted of a geometry similar to the full structure but with electrical interconnects and the superlattice material on only half the structure. The difference in the measured temperature profiles between these two structures for the same level of applied power gives information on the lateral thermal conduction and the parasitic heat flow. Twice the parasitic thermal contribution must be subtracted to obtain the correct cross-plane (vertical) value of  $\kappa$ . The accuracy of this technique was evaluated by measuring the thermal conductivity of reference samples made of PECVD  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  along with bulk Si and

comparing the extracted data with literature values. Measured mean values were within 10% of literature values.<sup>16</sup>

Figure 5 provides the experimental data of the measurements of temperature for the full and half devices as a function of the heater power. The temperatures detected from the bottom thermometers are the same for the full device (cyan triangles) and half device (blue circles). This suggests a thermal equilibrium regime due to the heat sink provided by the substrate. When analysing the temperature of the top thermometer for the full (red squares) and the half structure (orange diamonds), it can be observed that for the same level of power, the local temperature of the half structure is higher. This is due to the reduction of the parasitic heat leakage through the lateral superlattice but predominantly from the metal interconnects to the heater and thermometer on the top of the device. From a linear fit to the data, it was found that only 41% of the total applied power is able to conduct vertically inside the vertical superlattice structure. The rest is loss by conduction through the metal contacts and lateral conduction along the superlattice QWs. To extract the value of  $\kappa$ , Eq. 1 is used, where  $P_{\text{eff}}$  is the effective power inside the structure,  $t$  is the superlattice thickness and  $A$  is the effective area of the heat flux.

$$\kappa = \frac{P_{\text{eff}} t}{A \Delta T} \quad (1)$$

To calculate the Seebeck coefficient of the material ( $\Delta V / \Delta T$ ), the voltage was measured across the




Fig. 4. The thermometers on the top and bottom of the full (a) and half devices (b) and the parasitic lateral contribution (c). A differential method has been developed to estimate the power lost through the parasitic channels and to estimate the effective heat flux travelling inside the structure.

superlattice, at the same time the temperatures were monitored at the thermometer sections for different applied powers to the heater. The gradient of the curve in Fig. 5 was used to obtain the relative Seebeck coefficient. The absolute value of the Seebeck coefficient for the  $p$ -Ge/SiGe material under analysis was obtained by removing the Ni ( $-15\mu\text{V/K}$ ) contribution for each of the contacts. Additionally, finite element simulations were used to investigate the error in the estimation of the Seebeck coefficient when measuring the temperature at the thermometer sections 50 nm from the voltage probes section. Even if a drop of temperature is present, this value is negligible and within the measurement errors quoted.

A value of  $\kappa$  of  $5.1 \pm 0.4\text{ W/mK}$  and  $\alpha$  of  $394 \pm 6\mu\text{V/K}$  were measured for the  $p$ -Ge/SiGe cross-plane device under analysis. To reduce the uncertainty, each of the measurements were acquired with lock-in amplifiers. Each point in Fig. 5 is the mean of 100 repetitions of the measured data for a fixed applied power. A  $ZT$  of  $0.08 \pm 0.011$  and a PF of  $1.34 \pm 0.15\text{ m Wm}^{-1}\text{ K}^{-2}$  at 300 K was extracted for the material under analysis. Results obtained for structures with different quantum well widths are reported in.<sup>16</sup>

## MODULE DEVICE

For a complete thermoelectric module,  $n$ - and  $p$ -type legs connected electrically in series and thermally in parallel are required (Fig. 6a). The output power of a generator with  $N$  legs of area  $A$  and length  $L$  is:

$$P = \frac{\alpha^2 \sigma AN \Delta T}{2(\rho_c \sigma + L) \left(1 + 2 \frac{\kappa l_c}{\kappa_c L}\right)^2} \quad (2)$$

where the specific contact resistivity of the electrical contacts is  $\rho_c$ , the thermal conductivity of the contacts is  $\kappa_c$  and the length of the contacts is  $l_c$ . Similar to the Micropelt approach,<sup>19</sup> the final generator was assembled by indium bump bonding with a flip chip bonding process of two individually microfabricated  $p$ - and  $n$ -type samples. Each sample consisted in series of interdigitated legs  $\mu\text{m}$  thick and an area of  $500 \times 500$  square as shown in Fig. 6b. The measured specific contact resistivity of the NiGe contacts was low, with  $R_c$  values below  $10^{-8}\Omega\text{ cm}^2$ .<sup>15</sup> This is one order of magnitude smaller than what is currently available for  $\text{Bi}_2\text{Te}_3$  contacts, which constitute a reduction of the losses in Eq. 2. Figure 6d demonstrates the preliminary results of a power extracted from the device by applying a temperature gradient between the hot and the cold side.

Figure 6c presents the measurement setup where the temperatures at the hot and the cold sections were controlled by standard thermocouples. The measured output power is still relatively low and some optimisation is required to enhance these values. Firstly, to reduce the thermal losses inside the substrate, the wafers need to be thinned. Secondly, the presence of a silicon dioxide buffer layer under the thermoelectric material under test would eliminate any leakage currents in the system. Moreover, the performance of the entire system is also affected from the thermal and electrical impedance matching between the  $n$ - and  $p$ -type leg as well as the load. The physical area dimension for the  $p$ -type and  $n$ -type legs must be scaled according to Eq. 3 in order to balance the current inside the circuit and remove any Peltier effect at the thermocouple junctions.<sup>20</sup> To obtain a maximum output power, the module requires the following design parameters to be met:




Fig. 5. (a) The temperature dependence versus heater power for a full and half device. The difference of power required for a defined temperature between the hot thermometers allows the parasitic power loss to be estimated. (b) The thermal generated voltage as a function of the temperature difference for the hot and cold sides for the full device structure. The gradient of this curve is the relative Seebeck coefficient.




Fig. 6. (a) A schematic diagram of the  $n$ - and  $p$ -type legs after bonding. (b)  $n$ - and  $p$ -type samples with interdigitated legs before the bonding process. (c) The characterisation setup for the determination of the power output. (d) The output power obtained for an initial un-optimised module.

$$\frac{L_n A_p}{L_p A_n} = \sqrt{\frac{\sigma_n \kappa_n}{\sigma_p \kappa_p}} \quad (3)$$

By applying all these optimisations, improved performance is predicted.

## CONCLUSIONS

Ge quantum well superlattices have been designed and characterised producing a  $ZT$  of  $0.08 \pm 0.011$  and PF of  $1.34 \pm 0.15 \text{ mWm}^{-1}\text{K}^{-2}$  at 300 K. A bump-bonding process has been developed to allow  $n$ - and

$p$ -type microfabricated legs to be flip chip bonded together to produce complete microfabricated Ge/SiGe thermoelectric generators. The initial results have suffered from electrical leakage and poor thermal impedance matching but routes to improvement including electrical isolation from the substrate, balancing the current by scaling the leg areas and thinning the substrates to improve the thermal contacting are proposed.

## ACKNOWLEDGEMENTS

The work was undertaken as part of the GREEN Silicon project (No. 257750) funded by the EC ICT

Future Emerging Technologies Proactive Initiative “Towards Zeropower ICT”. The authors would like to thank the staff of the James Watt Nanofabrication Centre for help in fabricating the devices in this paper.

## REFERENCES

1. D.W. Rowe (ed.), *Thermoelectric Handbook: Micro to Nano* (CRC Press/Taylor and Francis, Boca Raton, FL, 2006).
2. J.P. Dismukes, L. Ekstrom, E.F. Steigmeier, I. Kudman, D.S. Beers, *J. Appl. Phys.* **35**, 2899 (1964).
3. J.R. Watling, D.J. Paul, *J. Appl. Phys.* **110**, 114508 (2011).
4. L.D. Hicks, M.S. Dresselhaus, *Phys. Rev. B* **47**, 12727 (1993).
5. L.D. Hicks, T.C. Harman, M.S. Dresselhaus, *Appl. Phys. Lett.* **63**, 3230 (1993).
6. D.J. Paul, *Laser & Photon. Rev.* **4**, 610 (2010).
7. D.J. Paul, *Elec. Lett.* **45**, 582 (2009).
8. A. Samarelli, L. Ferre, S. Cecchi, J. Frigerio, T. Etzelstorfer, E. Müller, Y. Zhang, J.R. Watling, D. Chrastina, G. Isella, J. Stangl, J.P. Hague, J.M.R. Weaver, P. Dobson, D.J. Paul, *J. Appl. Phys.* **113**, 233704 (2013).
9. A. Samarelli, L. Ferre Llin, Y. Zhang, J.M.R. Weaver, P. Dobson, S. Cecchi, D. Chrastina, G. Isella, T. Etzelstorfer, J. Stangl, E. Müller, *J. Electron. Mater.* **42**, 1449 (2013).
10. S.C. Cecchi, T. Etzelstorfer, E. Müller, A. Samarelli, L. Ferre Llin, D. Chrastina, G. Isella, J. Stangl, J.M.R. Weaver, P. Dobson, D.J. Paul, *J. Electron. Mater.* **42**, 2030 (2013).
11. M.M. Mirza, H. Zhou, X. Li, P. Velha, K. Docherty, A. Samarelli, G. Terment, D.J. Paul, *J. Vac. Sci. Technol. B* **30**, 06FF02 (2012).
12. H.H. Berger, *Solid-State Electron.* **15**(2), 145 (1972).
13. G. Chen, B. Yang, W.L. Liu, T. Borca Tasciuc, D. Song, D. Achimov, M.S. Dresselhaus, J.L. Liu, and K. Wang, *Thermoelectrics, 2001. Proceedings ICT 2001*, pp. 30–34.
14. R. Venkatasubramanian, E. Siivola, T. Colpitts, B. O’Quinn, *Nature* **413**, 597 (2001).
15. K. Gallacher, P. Velha, D.J. Paul, I. MacLaren, M. Myranov, D.R. Leadley, *Appl. Phys. Lett.* **110**, 022113 (2012).
16. L. Ferre Llin, A. Samarelli, S. Cecchi, T. Etzelstorfer, E. Müller Gubler, D. Chrastina, G. Isella, J. Stangl, J.M.R. Weaver, P.S. Dobson, D.J. Paul, *Appl. Phys. Lett.* **103**, 143507 (2013).
17. J.H. Klootwijk and C.E. Timmering, *ICMTS ’04 Proceedings, 2004* pp. 247–252, 22–25.
18. L. Ferre Llin, A. Samarelli, S. Cecchi, T. Etzelstorfer, E. Müller Gubler, D. Chrastina, G. Isella, J. Stangl, J.M.R. Weaver, P.S. Dobson, D.J. Paul, *J. Electron. Mater.* **42**, 2376 (2013).
19. H. Böttner, *Thermoelectrics and Its Energy Harvesting: Modules, Systems, and Applications in Thermoelectrics*, ed. D.W. Rowe (CRC Press, Boca Raton, USA, 2012).
20. D.W. Rowe, *IEE Proc.* **143**, 351 (1996).