

# Electrical Conductivity Discontinuity at Melt in Phase Change Memory

Luca Crespi, Andrea Ghetti, Mattia Boniardi, and Andrea L. Lacaia, *Fellow, IEEE*

## I. INTRODUCTION

ELECTRICAL and thermal conductivities of the phase change alloy are key parameters of Phase Change Memory (PCM) cells. They directly affect joule heating efficiency and thermal confinement of PCM architectures [1] and must be properly included within modeling tools supporting device development and optimization. Their values depend on material phase and temperature [2]–[6], and feature a steep rise at melt [7], [8]. However, no clear evidence of this effect has been pointed out so far on PCM cells. In this work, through an accurate inspection of the experimental I-V curves collected on 45-nm PCM cells with “Wall” architecture [9] a clear conductance peak at melting is highlighted. The experimental evidence confirms the conductance discontinuity at melt and favorably compares with the results of a 3D numerical device simulator including a conductivity model tailored to match the available experimental data.

## II. EXPERIMENTAL EVIDENCE

Extensive wafer level characterizations were performed on 45-nm “Wall” devices with the structure reported on Fig. 1a. In this architecture, the phase change volume is defined by the crossover between a chalcogenide layer ( $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , from now on referred as GST) and a vertical resistive slab,




Fig. 1. (a) “Wall” architecture. (b) Conceptual device structure [9].

which acts as a heater. The structure is completed by bottom and top metal electrodes. Silicon nitride and silicon dioxide layers surround the heater, providing electrical and thermal confinement (Fig. 1b).

Three representative I-V curves are reported in Fig. 2a. They have been selected from a large set of measurements performed on cells with the same nominal parameters. The curves were measured by driving the device, initially set in the crystalline state, with 300 ns square pulses with increasing voltage amplitude. The current value flowing through the cell was obtained by averaging the signal read across a  $50 \Omega$  placed in series to the device. After each pulse, the low field resistance was measured by a Keithley 236 parameter analyzer, forcing 0.2 V across the device. Fig. 2b shows the measured resistance values. Around 1.0 V ( $200 \mu\text{A}$ ) the resistance increases, thus pointing out that melting has been reached at the heater/GST interface. The devices are characterized by different high-field resistance values, namely  $3.5 \text{ k}\Omega$ ,  $4.3 \text{ k}\Omega$  and  $5.0 \text{ k}\Omega$ , respectively. To better highlight the I-V non linearities, the derivative of the three curves have been computed (Fig. 2c). The curves have been smoothed out with a 3-values moving average filter. The curves feature a peak close to the corresponding melting voltage values, namely 0.98 V, 1.10 V and 1.16 V, as indicated by the vertical dashed lines. Note that the lower the heater resistance, the higher the peak height is. As the heater resistance increases the derivative peaks fade away.

## III. MODELS OF ELECTRICAL AND THERMAL CONDUCTIVITY

In order to account for the experimental results, a numerical model of both electrical and thermal conductivities has been developed. Most of the data available in literature refer to the electrical conductivity of polycrystalline films collected during temperature ramp measurements. Symbols in Fig. 3a refer to experimental data [2], [6]. The *hcp* phase shows

Manuscript received April 11, 2014; revised April 23, 2014; accepted April 24, 2014. Date of publication May 8, 2014; date of current version June 24, 2014. The review of this letter was arranged by Editor E. A. Gutiérrez-D. L. Crespi is with the Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan 20133, Italy (e-mail: luca1.crespi@mail.polimi.it).

A. Ghetti and M. Boniardi are with Micron Semiconductor Italia s.r.l., Agrate Brianza 20864, Italy.

A. L. Lacaia is with the Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan 20133, Italy, and also with the Consiglio Nazionale delle Ricerche, Istituto di Fotonica e Nanotecnologie, Milan 20133, Italy.

Color versions of one or more of the figures in this letter are available online.




Fig. 2. Experimental data and simulation results adopting the proposed conductivity model. (a) I-V curves. (b) R-V curves. (c) Derivatives of the I-V curves. The vertical dashed lines highlight the melting points, demonstrating that the peak differential conductance occurs when the GST alloy begins to melt. Black lines represent simulation results.

a metallic behavior with a conductivity value decreasing from up to  $2000 \text{ S cm}^{-1}$  at 300 K to roughly  $700 \text{ S cm}^{-1}$  at 800 K. The other data refer to *fcc* phases [2] generated by temperature ramps reaching increasing peak temperature values, leading to a conductivity of  $10\text{--}200 \text{ S cm}^{-1}$  at 300 K. These phases show a semiconducting behavior with a temperature activation energy increasing as the conductivity decreases.

Few data are available for the electric conductivity of the molten phase, above 900 K. Some values were measured in liquid GST [7], while the other points were estimated from measurements on PCM devices with line architectures [10]–[13]. The liquid GST behaves as a liquid semiconductor, with a conductivity value increasing with temperature. A weak compositional dependence has been reported along the  $\text{Sb}_2\text{Te}_3\text{-GeTe}$  tie-line [14]. No experimental data are instead available for the 600–900 K range as well as an experimental assessment of the discontinuity at melt.

The conductivity model, represented by the solid line in Fig. 3a, was therefore built to be consistent with the above




Fig. 3. (a) Electrical conductivity of GST. Solid line refers to the numerical model adopted in the simulations. Symbols refer to experimental results collected on GST phases highlighted by the close-by labels. (b) Thermal conductivity of GST, obtained by superposition of a phononic and an electronic contribution.

experimental results, and then compared with the measurements collected on the PCM cells. The model is qualitatively similar to what already shown in [15] and [16]. From a numerical standpoint, it was convenient to split the model equations in two branches with the same functional dependence:

$$\sigma(T) = \beta e^{\alpha T} \quad (1)$$

where  $\alpha$  and  $\beta$  are fitting parameters. The solid-liquid transition around the melting temperature,  $T_m = 888 \text{ K}$ , was described by setting a temperature transition range,  $\Delta$ , and merging the two values at  $T_m - \Delta/2$  and at  $T_m + \Delta/2$  with a 3rd-order polynomial function, imposing the continuity of both the function and its first derivative. The low temperature conductivity was set to  $70 \text{ S cm}^{-1}$ , in agreement with the cell resistance in the crystalline state, thus leading to  $\beta = 33.31 \text{ S cm}^{-1}$ . The  $\alpha$  parameter, which sets the slope of the conductivity dependence on temperature in the solid crystalline phase, was chosen to fit the temperature activation of the device conductivity as measured on the 300–500 K temperature range, leading to  $\alpha = 2.475 \times 10^{-3} \text{ K}^{-1}$ . For the molten phase, instead, the conductivity at the melting temperature was set to  $2000 \text{ S cm}^{-1}$  [10]–[12], corresponding to a  $\beta = 152.0 \text{ S cm}^{-1}$ , while  $\alpha = 2.902 \times 10^{-3} \text{ K}^{-1}$  was set according to [7]. The transition range  $\Delta$  was set to 50 K. With steeper transitions (lower  $\Delta$  values), no significant variations in the simulation results were obtained.

The thermal conductivity is linked to the electrical conductivity and plays a key role as well. Fig. 3b shows the model proposed for GST-based chalcogenides. Thermal conductivity

is computed as the superposition of a phononic and an electronic contribution [17]. The phonon contribution accounts for heat transfer mediated by lattice vibrations and it is set to  $1 \text{ W m}^{-1} \text{ K}^{-1}$  up to melting. The value is compatible with the experimental data reported in [18] for an *fcc* phase. The electronic contribution accounts for heat transport mediated by carriers, and follows the Wiedemann-Franz law. The solid line reported in Fig. 3b, is the superposition of the two contributions. Following the dependence of the electrical conductivity, the thermal conductivity features a sharp transition at melt, as reported in [8] for similar chalcogenide alloys (SbTe in Fig. 3b).

To perform accurate device simulations, the conductivity model has been introduced into a 3D electro-thermal simulator framework [19], which solves the Poisson's, drift-diffusion and heat equations self consistently. Thermoelectric effects were neglected, to avoid the tailoring of additional parameters. Regarding the heater parameters, the electrical conductivity was taken constant on temperature at  $500 \text{ S cm}^{-1}$ , while the thermal conductivity follows the Wiedemann-Franz law. The same approach was adopted for the metal electrodes, using an electrical conductivity of  $10^5 \text{ S cm}^{-1}$ .

The silicon nitride and silicon dioxide thermal conductivity values were taken equal to  $1.1 \text{ W m}^{-1} \text{ K}^{-1}$  and  $1.4 \text{ W m}^{-1} \text{ K}^{-1}$ , respectively, not depending on temperature. Thermal boundary resistances (TBRs) were also adopted along the GST-SiO<sub>2</sub> interface ( $50 \text{ m}^2 \text{ K GW}^{-1}$ ) and the GST-Si<sub>3</sub>N<sub>4</sub> interface ( $15 \text{ m}^2 \text{ K GW}^{-1}$ ), not dependent on temperature [18], [20], [21].

The black solid lines in Fig. 2 show the simulation results. The only difference was the value of the heater resistance, to match the high field slope of the I-V curves. The model well accounts for the I-V and R-V curves, also correctly describing the conductances slope inversion depicted in Fig. 2b, therefore providing a proof of its strong correlation with the conductivity discontinuity at melt.

#### IV. CONCLUSION

In this work, evidence has been provided of the discontinuity at melt of the electrical conductivity of phase change alloys. A model has been introduced, based on the experimental data available on GST. The model reliably accounts for the electrical and thermal behavior of PCM devices with "Wall" architecture.

#### ACKNOWLEDGMENT

The authors would like to thank A. Redaelli and E. Varesi for fruitful discussions.

#### REFERENCES

- [1] A. L. Lacaita and A. Redaelli, "The race of phase change memories to nanoscale storage and applications," *Microelectron. Eng.*, vol. 109, pp. 351–356, Sep. 2013.
- [2] T. Siegrist *et al.*, "Disorder-induced localization in crystalline phase-change materials," *Nature Mater.*, vol. 10, no. 3, pp. 202–208, 2011.
- [3] H.-K. Lyeo *et al.*, "Thermal conductivity of phase-change material Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>," *Appl. Phys. Lett.*, vol. 89, no. 15, p. 151904, 2006.
- [4] B.-S. Lee *et al.*, "Investigation of the optical and electronic properties of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> phase change material in its amorphous, cubic, and hexagonal phases," *J. Appl. Phys.*, vol. 97, no. 9, p. 093509, 2005.
- [5] J. P. Reifenberg *et al.*, "Thickness and stoichiometry dependence of the thermal conductivity of GeSbTe films," *Appl. Phys. Lett.*, vol. 91, no. 11, p. 111904, 2007.
- [6] L. E. Shelimova *et al.*, "Composition and properties of layered compounds in the GeTe–Sb<sub>2</sub>Te<sub>3</sub> system," *Inorganic Mater.*, vol. 37, no. 4, pp. 342–348, 2001.
- [7] R. Endo *et al.*, "Electric resistivity measurements of Sb<sub>2</sub>Te<sub>3</sub> and Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> melts using four-terminal method," *Jpn. J. Appl. Phys.*, vol. 49, no. 6R, p. 065802, 2010.
- [8] V. I. Fedorov and V. I. Machuev, "Thermal conductivity of tellurium and of antimony telluride in solid and liquid states," *Soviet Phys., Solid State*, vol. 12, no. 12, pp. 2935–2937, 1971.
- [9] G. Servalli, "A 45 nm generation phase change memory technology," in *Proc. IEEE IEDM*, Dec. 2009, pp. 1–4.
- [10] T. Y. Yang *et al.*, "Atomic migration in molten and crystalline Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> under high electric field," *Appl. Phys. Lett.*, vol. 95, no. 3, p. 032104, 2009.
- [11] T. Y. Yang, J. Y. Cho, and Y. C. Joo, "Inhibition of the electrostatic force-induced atomic migration in Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> by nitrogen doping," *Electrochim. Solid-State Lett.*, vol. 13, no. 9, pp. H321–H323, 2010.
- [12] T.-Y. Yang *et al.*, "Influence of dopants on atomic migration and void formation in molten Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> under high-amplitude electrical pulse," *Acta Mater.*, vol. 60, no. 5, pp. 2021–2030, Mar. 2012.
- [13] K. Cil *et al.*, "Electrical resistivity of liquid Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> based on thin-film and nanoscale device measurements," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 433–437, Jan. 2013.
- [14] R. Endo *et al.* (2010, Nov.). Electric resistivity for molten Sb-Te and Sb<sub>2</sub>Te<sub>3</sub>-GeTe systems, in *Proc. 22nd Symp. Phase Change Opt. Inform. Storage* [Online]. Available: <http://www.jpcos.jp/Paper&Academic/etc/pcos2010papers/4-13%20endouPCOS2010.pdf>
- [15] A. Cywar *et al.*, "The impact of heater-recess and load matching in phase change memory mushroom cells," *Nanotechnology*, vol. 23, no. 22, p. 225201, 2012.
- [16] A. Faracras *et al.*, "Modeling of thermoelectric effects in phase change memory cells," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 372–378, Feb. 2014.
- [17] W. P. Risk, C. T. Rettner, and S. Raoux, "Thermal conductivities and phase transition temperatures of various phase-change materials measured by the  $3\omega$  method," *Appl. Phys. Lett.*, vol. 94, no. 10, p. 101906, 2009.
- [18] J.-L. Battaglia *et al.*, "Thermal characterization of the SiO<sub>2</sub>-Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> interface from room temperature up to 400 °C," *J. Appl. Phys.*, vol. 107, no. 4, pp. 044314-1–044314-6, Feb. 2010.
- [19] G. Ferrari *et al.*, "Multiphysics modeling of PCM devices for scaling investigation," in *Proc. Int. Conf. SISPAD*, Sep. 2010, pp. 265–268.
- [20] J. Lee *et al.*, "Decoupled thermal resistances of phase change material and their impact on PCM devices," in *Proc. 12th IEEE Intersoc. Conf. Thermal and Thermomech. Phenomena Electron. Syst.*, Jun. 2010, pp. 1–6.
- [21] J. P. Reifenberg *et al.*, "Thermal boundary resistance measurements for phase-change memory devices," *IEEE Electron Device Lett.*, vol. 31, no. 1, pp. 56–58, Jan. 2010.