

Unsupervised learning by spike timing dependent plasticity in phase change memory (PCM) synapses

Stefano Ambrogio¹, Nicola Ciochini¹, Mario Laudato¹, Valerio Milo¹, Agostino Pirovano², Paolo Fantini², Daniele Ielmini^{1*}

¹Politecnico di Milano, Italy, ²Research and Development Process, Micron Semiconductor Italia, Italy

Submitted to Journal:
Frontiers in Neuroscience

Specialty Section:
Neuromorphic Engineering

ISSN:
1662-453X

Article type:
Original Research Article

Received on:
30 Oct 2015

Accepted on:
08 Feb 2016

Provisional PDF published on:
08 Feb 2016

Frontiers website link:
www.frontiersin.org

Citation:
Ambrogio S, Ciochini N, Laudato M, Milo V, Pirovano A, Fantini P and Ielmini D(2016) Unsupervised learning by spike timing dependent plasticity in phase change memory (PCM) synapses. *Front. Neurosci.* 10:56. doi:10.3389/fnins.2016.00056

Copyright statement:
© 2016 Ambrogio, Ciochini, Laudato, Milo, Pirovano, Fantini and Ielmini. This is an open-access article distributed under the terms of the [Creative Commons Attribution License \(CC BY\)](https://creativecommons.org/licenses/by/4.0/). The use, distribution and reproduction in other forums is permitted, provided the original author(s) or licensor are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.

Provisional

Unsupervised learning by spike timing dependent plasticity in phase change memory (PCM) synapses

Stefano Ambrogio¹, Nicola Ciochini¹, Mario Laudato¹, Valerio Milo¹, Agostino Pirovano², Paolo Fantini² and Daniele Ielmini^{1,*}

¹Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano and IU.NET, Piazza L. da Vinci 32 – 20133 Milano, Italy

²Research and Development Process, Micron Semiconductor Italia srl via Torri Bianche, 24 20871 Vimercate, Italy

* Correspondence: Email daniele.ielmini@polimi.it

Keywords: Neuromorphic circuits, spike timing dependent plasticity, phase change memory, neural network, memristor, pattern recognition, cognitive computing.

Abstract

We present a novel one-transistor/one-resistor (1T1R) synapse for neuromorphic networks, based on phase change memory (PCM) technology. The synapse is capable of spike-timing dependent plasticity (STDP), where gradual potentiation relies on set transition, namely crystallization, in the PCM, while depression is achieved via reset or amorphization of a chalcogenide active volume. STDP characteristics are demonstrated by experiments under variable initial conditions and number of pulses. Finally, we support the applicability of the 1T1R synapse for learning and recognition of visual patterns by simulations of fully connected neuromorphic networks with 2 or 3 layers with high recognition efficiency. The proposed scheme provides a feasible low-power solution for on-line unsupervised machine learning in smart reconfigurable sensors.

1. Introduction

Neuromorphic engineering represents one of the most promising fields for developing new computing paradigms complementing or even replacing current Von Neumann architecture (Indiveri et al., 2015). Tasks such as learning and recognition of visual and auditory patterns are naturally achieved in the human brain, whereas they require a comparably long time and excessive power consumption in a digital central processor unit (CPU). To address the learning task, one approach is to manipulate the synaptic weights in a multilayer neuron architecture called perceptron, where neurons consist of CMOS analog circuits to perform spike integration and firing, while synapses serve as interneuron connections with reconfigurable weights (Suri et al., 2011; Kuzum et al., 2012; Indiveri et al., 2013; Wang et al., 2015). Recent advances in nanotechnology have provided neuromorphic engineers with new devices which allow for synaptic plasticity, such as resistive switching memory (RRAM) (Waser et al., 2007; Jo et al., 2010; Ohno et al., 2011; Prezioso et al., 2015), spin-transfer-torque memory (STT-RAM) (Vincent et al., 2015; Thomas et al., 2015), or phase change memory (PCM) (Suri et al., 2011; Eryilmaz et al., 2014; Burr et al., 2014). In particular, recent works have shown the ability to train real networks for pattern learning, adopting backpropagation (Burr et al., 2014) and recurrently-connected network (Eryilmaz et al., 2014). The

40 advantage of these devices over CMOS is the small area, enabling the high synaptic density which is
41 required to achieve the large connectivity (i.e., ratio between synapses and neurons) and highly
42 parallelized architecture of the human brain. In addition, nanoelectronic synapses allow for low-
43 voltage operation in hybrid CMOS-memristive circuits, and for augmented functionality with respect
44 to CMOS technology, thanks to the peculiar phenomena taking place in the memristive element. For
45 instance, the CMOS-memristive synapse showed the ability to perform spike-timing dependent
46 plasticity (STDP) (Yu et al., 2011), the transition from short-term to long-term learning (Ohno et al.,
47 2011), a multilevel cell operation allowing for gradual weight update (Wang et al., 2015) and a
48 stochastic operation suitable to redundant neuromorphic networks (Suri et al., 2012; Yu et al., 2013;
49 Querlioz et al., 2015).

50 In this context, PCM technology is an attractive solution for nanoelectronic synapse in high density
51 neuromorphic systems. PCM is currently under consideration for stand-alone (Servalli, 2009) and
52 embedded memories (Annunziata et al., 2009; Zuliani et al., 2013). Generally, the device appears
53 with one-transistor/one-resistor (1T1R) architecture which allows for strong immunity to voltage
54 variations as well as relatively compact structure. Either metal-oxide-semiconductor (MOS) or
55 bipolar junction transistor (BJT) have been used in the 1T1R architecture. In some case, the one-
56 diode/one-resistor (1D1R) structure has been demonstrated, capable of extremely small area and high
57 density using the crosspoint architecture (Kau et al., 2009). The PCM technology platform has been
58 used for computing applications for Boolean logic functions (Cassinerio et al., 2013) and arithmetic
59 computation (Wright et al., 2011), including numerical addition, subtraction and factorization
60 (Hosseini et al., 2015). Neuromorphic synapses have also been studied: Kuzum, et al., have first
61 demonstrated STDP in PCM by use of an ad-hoc train of pulses at either terminal of the device
62 (Kuzum et al., 2012). Suri, et al., have presented a 2-PCM synapse, where the 2 PCM devices serve
63 as complementary potentiation and depression via gradual crystallization (Suri et al., 2011).
64 Supervised training and learning using back-propagation schemes were recently shown using PCM
65 arrays (Eryilmaz et al., 2014; Burr et al., 2014). Despite the wealth of novel demonstrations of PCM
66 technology, no STDP-based unsupervised learning and recognition with PCM synapse circuits has
67 been presented so far.

68 Here we present a novel 1T1R synapse based on PCM capable of STDP. Potentiation of the synapse
69 is achieved via partial crystallization enabling a gradual increase of synapse conductance, while
70 synapse depression occurs by amorphization in the reset transition. STDP characteristics are
71 demonstrated by experiments as a function of the initial resistance state and of the number of
72 potentiating pulses. We demonstrate the ability to learn and recognize patterns in a fully-connected
73 neuromorphic network and we propose for the first time the input noise as a means to depress
74 background synapses, thus enabling on-line pattern learning, forgetting and updating. Training of the
75 PCM synapse network with alternating and multiple visual patterns according to the MNIST data
76 base is shown. Pattern recognition with multiple layers is finally addressed for improved learning
77 efficiency.


78 2. Materials and methods

79 2.1. PCM characteristics

80 Fig. 1 shows the PCM device used in this work (a) and its characteristics. The PCM was fabricated
81 with 45 nm technology and consists of an active $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) layer between a confined bottom
82 electrode (or heater) and a top electrode (Servalli, 2009). The PCM top electrode was made of a

83 Cu/W/TiN multilayer connecting all cells along a row in the array, while the bottom electrode
84 consisted of a tungsten plug and a sub-lithographic TiN heater connected to the GST layer. The
85 active material GST is a well-known phase change material, which remains stable in 2 phases,
86 namely the crystalline phase and the amorphous phase (Wong et al., 2010). The 2 phases differ by
87 their respective resistance, as displayed by the I-V characteristics in Fig. 1b: while the crystalline
88 (set) state shows a relatively low resistance, the amorphous (reset) state shows high resistance and a
89 typical threshold switching behavior at a characteristic threshold voltage V_T (Ielmini et al., 2007). To
90 change the PCM state, positive voltage pulses are applied between the top electrode and the heater.
91 Fig. 1c shows the resistance R measured after the application of a rectangular write pulse as a
92 function of the pulse amplitude V . The PCM device was initially prepared in the set state with $R =$
93 $10\text{ k}\Omega$ by application of a pulse with amplitude 1.2 V for 250 ns , before any applied pulse. Data show
94 that R remains constant, until the applied voltage exceeds the voltage V_m for GST melting, causing
95 amorphization, around 1.2 V , which corresponds to the melting voltage of the device. Above V_m , the
96 applied pulse is able to induce melting, which leaves the GST volume in an amorphous phase as the
97 voltage pulse is completed. The amorphous volume increases with V , thus leading to the increase of
98 R with V in the characteristic of Fig. 1c. To recover the initial crystalline phase, a rectangular pulse
99 with voltage below V_m is applied. A voltage $V_{\text{reset}} = 1.75\text{ V}$ is sufficient to induce a resistance change
100 to about $20\text{ M}\Omega$, corresponding to a full reset state. Fig. 1d shows the resistance R measured after a
101 set pulse with voltage $V_{\text{set}} = 1.05\text{ V}$ as a function of the pulse-width t_p and for increasing initial R
102 from $15\text{ k}\Omega$ to $10\text{ M}\Omega$ of the PCM (different colors in Fig. 1d). In general, R decreases with increase
103 in t_p as a result of the increased crystalline fraction (Cassinero et al., 2013). A pulse width of about
104 250 ns is generally sufficient to complete crystallization within the GST layer irrespective of the
105 initial value of R , thus supporting the good quality of PCM in terms of fast memory, low write
106 voltage and low power consumption.

107



108

109 Fig. 1 Cross sectional view of a PCM obtained by transmission electron microscopy (TEM) (a), measured
 110 quasi-stationary I-V curves for the PCM device in the crystalline and amorphous phase (b), reset characteristic
 111 of R as a function of the write voltage for pulse-width 40 ns (c) and set characteristics of R as a function of the
 112 set pulse-width t_p and voltage $V_{set} = 1.05$ V for variable initial PCM state (d). The PCM device shows fast
 113 switching at low voltage, thus supporting PCM technology for low-voltage, low-power synapses in
 114 neuromorphic systems.


115

116 2.2. 1T1R architecture

117 Fig. 2 schematically shows a neuron/synapse/neuron block of the neuromorphic network. Here, the
 118 synapse consists in a 1T1R structure where the PCM cell is connected in series with a MOS
 119 transistor. The transistor width and length must be suitable to drive a current around $300 \mu\text{A}$, which
 120 is needed for set and reset transition in the PCM with 45 nm technology (Servalli, 2009). As a
 121 reference, an embedded PCM device with 1T1R structure has an area (almost equal to the transistor
 122 area) of $36F^2$, where F is the minimum feature size of the technology, for $F = 90$ nm and a write
 123 current of $400 \mu\text{A}$ (Annunziata, et al., 2009). The 1T1R synapse has 3 terminals, namely the gate
 124 electrode of the transistor, the top electrode (TE) of the PCM and the bottom electrode consisting of

125 the transistor channel contact not connected to the PCM. The synapse gate voltage V_G is driven by
 126 the pre-synaptic neuron (PRE), which applies a sequence of rectangular spikes. The positive gate
 127 voltage activates a current spike in the synapse which is fed into the post-synaptic neuron (POST).
 128 Each neuron in the neuromorphic network consists of a leaky integrate and fire (LIF) circuit, where
 129 the input current spike is integrated by the first stage, thus raising the internal (or membrane)
 130 potential V_{int} . The TE voltage V_{TE} is controlled by the POST, and is normally equal to a negative
 131 constant value, e.g., -30 mV. Thanks to the negative V_{TE} , a negative current spike is generated in the
 132 1T1R in correspondence of the PRE spike, hence causing a positive increase of V_{int} in the inverting
 133 integrator of Fig. 2. The relatively low V_{TE} ensures that the resistance state of the PCM is not
 134 changed, thus avoiding unwanted synaptic plasticity during the communication mode. The POST
 135 also controls the gate voltage of the synapse in the connection to the neuron in the next layer (not
 136 shown in Fig. 2). Therefore, the scheme in Fig. 2 represents the building block to be replicated to
 137 achieve a generic multilayer neuromorphic array. Note finally that the 1T1R synapse in Fig. 2 can be
 138 considered a simplified version of the 2-transistor/1-resistor (2T1R) synapse presented by Wang, et
 139 al., where communication and plasticity were achieved by 2 separate transistors (Wang et al., 2015),
 140 instead of only one transistor in the present solution.

141



142


143 Fig. 2 Schematic illustration of the neuromorphic network with a 1T1R synapse. The PRE drives the MOS
 144 transistor gate voltage V_G , thus activating a current spike due to the low negative TE voltage ($V_{TE} = -30$ mV)
 145 set by the POST. The current spikes are fed into the POST, which eventually delivers a V_{TE} spike back to the
 146 synapse as the internal voltage V_{int} exceeds a threshold V_{th} . The V_{TE} spike includes a set and reset pulse to
 147 induce potentiation/depression according to the STDP protocol.

148

149 As V_{int} exceeds a given threshold V_{th} of a comparator, the fire stage delivers a pulse back to the TE to
 150 update the weight of the synapse. The TE spike contains 2 rectangular pulses, the second pulse
 151 **having a higher amplitude than the first one**. The specific shape of the V_{TE} spike results in a change
 152 in the PCM resistance depending on the relative time delay between the PRE and POST spikes, in
 153 agreement with the STDP protocol. STDP in the PCM synapse is illustrated in Fig. 3, showing the
 154 applied pulses from the PRE and the POST. The PRE spike is rectangular, with a 10 ms pulse-width
 155 and amplitude $V_G = 0.87$ V, followed by a 10 ms after-pulse at zero voltage. The POST spike lasts 20

156 ms overall, and includes two pulses of width t_p at the beginning of the first and the second halves of
 157 the total pulse. The amplitudes of the first and second pulses are $V_{\text{set}} = 1.05 \text{ V}$ and $V_{\text{reset}} = 1.75 \text{ V}$,
 158 respectively, intercalated by wait times at zero voltage. Amplitudes V_{set} and V_{reset} are tuned to induce
 159 set transition (crystallization) and reset transition (amorphization), respectively, according to the
 160 PCM characteristics in Fig 1. These values should be suitably adjusted according to the specific
 161 memory technology integrated in the synapse.

162



163

164 Fig. 3 Scheme of the applied pulses from the PRE and POST neurons to the 1T1R synapse. In the case of
 165 small positive delay Δt (a), when the PRE spike is applied just before the POST spike, the PCM receives a
 166 potentiating pulse with voltage V_{set} inducing set transition. On the other hand, for small negative delay Δt (b),
 167 when the PRE spike is applied just after the POST spike, the PCM receives a depressing pulse with voltage
 168 V_{reset} inducing reset transition. For positive/negative delays larger than 10 ms, there is no overlap between PRE
 169 and POST spikes, thus no potentiation/depression can take place.

170

171 We define the relative time delay Δt given by:

$$172 \Delta t = t_{\text{post}} - t_{\text{pre}},$$

173 where t_{post} is the initial time of the POST spike and t_{pre} is the initial time of the PRE spike, as shown
 174 in Fig. 3. If the PRE spike appears before the POST spike (a), the relative delay Δt is positive and the
 175 PRE spike overlaps with the POST spike during the set pulse of voltage V_{set} , thus inducing set
 176 transition in the PCM with a consequent decrease of resistance. This corresponds to the so-called
 177 long-term potentiation (LTP) in the STDP protocol. If the PRE spike appears after the POST spike
 178 (b), the relative delay Δt is negative and the PRE spike overlaps with the POST spike during the reset
 179 pulse of voltage V_{reset} , thus inducing reset transition in the PCM with a consequent increase of
 180 resistance. This corresponds to the so-called long-term depression (LTD) in the STDP protocol.

181


182 3. Results

183 3.1. STDP characteristics

184 We characterized STDP characteristics in a 1T1R synapse, obtained by wire-bonding a MOS

185 transistor and a PCM device on 2 separate chips. The transistor size was $L = 1 \mu\text{m}$ and $W = 10 \mu\text{m}$
 186 and the device was able to deliver sufficient current to switch the PCM device during set and reset.
 187 To demonstrate STDP operation, voltage pulses as in Fig. 3 were applied to the transistor gate and to
 188 the TE terminal with variable delay Δt and variable initial resistance R_0 of the PCM device. We used
 189 a pulse-width $t_p = 40 \text{ ns}$ of set/reset pulses in the POST spike, i.e., the same as in Fig. 1c and d. Fig. 4
 190 shows the measured change of conductance R_0/R , where R_0 and R were measured before and after
 191 the applied gate/TE pulses, for the 3 initial states of the PCM shown in Fig. 1d, namely state A close
 192 to the full set state ($R_0 = 15 \text{ k}\Omega$), state B which is intermediate between set and reset states ($R_0 =$
 193 $500 \text{ k}\Omega$), and state C close to the full reset state ($R_0 = 10 \text{ M}\Omega$). R was measured after one spike event
 194 in all cases except for state C, where 1, 3 and 5 spikes were used in the experiments. State A (Fig. 4a)
 195 displays strong depression for $\Delta t < 0$, indicating a resistance increase by about 3 orders of magnitude
 196 corresponding to the full resistance window of the PCM device between set and reset states in Fig.
 197 1c. On the other hand, state A does not show any potentiation, since the phase is already almost
 198 completely crystallized in this state. State B (Fig. 4b) shows both depression ($\Delta t < 0$) and potentiation
 199 ($\Delta t > 0$), since both set and reset transition are possible for this intermediate state. Finally, state C
 200 (Fig. 4c) shows no depression, since this state is already fully amorphized. In the case of one spike,
 201 the PCM also shows no potentiation, since a 40-ns pulse is not able to induce significant
 202 crystallization in the fully-amorphized state according to the set characteristics in Fig. 1d.
 203 Potentiation however arises after an increasing number of spikes, reaching about a factor $10^3 \times$ in the
 204 case of 5 repeated spikes with the same delay. These characteristics demonstrated STDP with abrupt
 205 depression and gradual potentiation due to cumulative crystallization in the PCM device (Cassinerio
 206 et al., 2013). Note that $t_p = 40 \text{ ns}$ was chosen to be long enough to allow for full reset of the PCM
 207 device, while providing a partial and additive crystallization according to Fig. 1d. A longer t_p would
 208 result in slightly different STDP characteristics, due to the larger crystallization similar to the
 209 enhanced potentiation with larger number of spikes in Fig. 4c. On the other hand, depression would
 210 not be affected by increasing t_p , since the reset transition only depends on the quenching time.

211



212


213 Fig. 4 STDP characteristics, namely measured change of conductance R_0/R as a function of delay Δt , for
 214 various PCM states, namely state A ($R_0 = 15 \text{ k}\Omega$), state B ($R_0 = 500 \text{ k}\Omega$), and state C ($R_0 = 10 \text{ M}\Omega$), also
 215 reported in Fig. 1d. Depression and/or potentiation are shown depending on delay and initial state, providing a
 216 confirmation of the STDP capability in our 1T1R synapse.

217

218 We also verified that continuous spiking with random relative delay Δt leads to random potentiation

219 and depression of a single PCM synapse. Fig. 5 shows the results of a random Δt spiking experiment
 220 over 1000 epochs (i.e., spike events), reporting the Δt (a), the change of conductance R_0/R (b), where
 221 R_0 and R were measured before and after each spike in the sequence, and a correlation between R_0/R
 222 and Δt (c). Due to the uniform distribution of Δt adopted in our experiment, R in Fig. 5b remains
 223 close to the full reset state for most of the experiment. Only few obvious resistance drops were
 224 obtained, since at least 3 pulses with $\Delta t > 0$ are needed in Fig. 4d to achieve potentiation from the full
 225 reset state. The correlation between Δt and R_0/R over 10^4 spikes in Fig. 5c nicely agrees with the
 226 STDP characteristics in Fig. 4, thus further supporting the STDP capability in our PCM-based
 227 synapse.

228




229

230 Fig. 5 Result of a random spiking experiment, showing the random delay Δt as a function of the epoch (a),
 231 corresponding change of conductance R_0/R as a function of the epoch (b), and correlation between Δt and R_0/R
 232 (c). The correlation between delay and conductance change is consistent with the STDP characteristics at
 233 variable resistance in Fig. 4.

234

235 Note that potentiation/depression in Figs. 4 and 5 only take place during the set/reset pulses of pulse-
 236 width 40 ns, which is a negligible fraction of the spike timescale of 10 ms. This ensures that the
 237 energy consumption is negligible for synaptic plasticity as required by low power applications of the
 238 neuromorphic system.

239




240

241 Fig. 6 Neuromorphic network adopted in our simulations: schematic illustration (a) and corresponding circuit
 242 (b). A first neuron layer with $N = 28 \times 28$ neurons is fully connected to a second neuron layer with M neurons
 243 through 1T1R PCM-based synapses. The first layer delivers spikes in response to presentation of one or more
 244 visual patterns. During training, STDP within the synapses leads to LTP/LTD update of the synapse weights
 245 eventually resulting in the specialization of the output neurons in recognizing the submitted patterns.
 246

247 3.2. Neuromorphic network

248 Due to the simplicity of the POST spike shape including a set pulse and a reset pulse, the STDP
 249 characteristics in Figs. 4 and 5 show constant depression and potentiation for $\Delta t < 0$ and $\Delta t > 0$,
 250 respectively, in contrast to the exponential-like decay which was revealed by previous in-vivo
 251 experiments (Bi et al., 1998). In addition, STDP characteristics in Figs. 4 and 5 are affected by a
 252 large window which can reach 1000x in one single spike, as opposed to the gradual change of only
 253 few percent of biological synapses (Bi et al., 1998). To demonstrate that the simplified features of
 254 our STDP do not prevent a proper learning capability in our synapse, we performed simulations of
 255 pattern learning in a fully-connected perceptron with 2 neuron layers and 1T1R PCM-based
 256 synapses. Fig. 6 schematically illustrates the adopted architecture (a) and shows a practical circuit
 257 implementation with 1T1R synapses. The input pattern stimulates the first layer of neurons,
 258 consisting of a 28×28 retina in our simulations. Each of these 1st layer (PRE) neurons is connected to
 259 each 2nd-layer (POST) neurons via a synapse. We varied the number of POSTs in the 2nd layer and
 260 the intra-layer synaptic interaction depending on the purpose of the simulation. The 2-layer
 261 neuromorphic network can be arranged in the array-type synaptic architecture in Fig. 6b, where a
 262 synapse in row i and column j , with $i = 1, 2, 3, \dots, N$ and $j = 1, 2, 3, \dots, M$, represents the connection
 263 between the i -th PRE and the j -th POST. Therefore, the generic i -th PRE drives the gate terminals of
 264 all 1T1R synapses within the corresponding row, while the generic j -th POST receives the total
 265 current generated in the j -th column of synapses and drives the TE terminals of all synapses in the
 266 j -th column, according to the scheme in Fig. 2.

267



268

269 Fig. 7 Simulation results for pattern learning. The input pattern “1” (a) is presented at the input together with
 270 noise (b). Synaptic weights are random at $t = 0$ s (a), then they specialize at progressive times 3.5 s (d) and 7 s
 271 (e). The corresponding complete evolution of synapse weights for increasing time is shown in (f), with
 272 positions A, B and C related to (c-d-e). Red lines represent synapses for pattern, cyan lines are the background
 273 synapses, while the black and blue lines are the mean pattern and background synapses, showing progressive
 274 learning and specialization.

275


276 3.3. Simulation of learning of a single pattern

277 Fig. 7 shows the simulations results for the case of a 28x28 PRE retina array ($N = 784$) with a single
 278 POST ($M = 1$). Simulations were obtained with the software MATLAB and the model for PCM
 279 crystallization dynamics was obtained by interpolating data in Fig. 1d. CMOS neuron circuitry was
 280 modelled with ideal integrators, comparators and arbitrary waveform generators, while the transistor
 281 in the 1T1R was modeled as a series resistance of 2.4 kΩ during communication and fire. The input
 282 pattern in Fig. 7a consists of a handwritten “1” chosen within the MNIST database (LeCun et al.,
 283 1998). The pattern was randomly alternated with random noise (Fig. 7b) for the purpose of inducing
 284 random spikes which uniformly depress all background synapses not belonging to the pattern. PRE-
 285 synaptic neurons were randomly activated during each noise event to allow for uniform depression of
 286 the background. Pattern and noise were presented with probability 50% each with clock time $t_{ck} = 10$
 287 ms. Noise consists in the excitation of an average of 51 neurons randomly selected within the 784
 288 PREs, corresponding to a fraction of 6.5% of neurons. During each noise epoch we extracted a
 289 different instance of white 1/0 noise. PRE spikes led to the excitation of synaptic currents that were
 290 integrated by the single POST in the 2nd layer, causing fire events every time the internal voltage
 291 exceeded V_{th} .

292 The evolution of the synaptic weights is shown by the color maps of conductance $1/R$ at $t = 0$
 293 (Fig. 7c), $t = 3.5$ s (d) and $t = 7$ s (e), also corresponding to the total simulated time. We assumed that
 294 the initial distribution of weights is random between set and reset states, which can be obtained, for
 295 instance, by initially resetting all cells, then applying relatively short set pulse with voltage close to

296 the PCM threshold voltage V_T . A random-set operation was shown to generate random bits in
 297 RRAM, thus enabling true random number generation (Balatti et al., 2015). Fig. 7f shows the
 298 detailed time evolution of the synaptic weights, including 25, out of a total of 76, representative
 299 synapses within the pattern and other 236, from a total of 708, from the background, together with
 300 the corresponding average weights. Starting from the initial random distribution, the pattern weights
 301 (in red in Fig. 7f) start to potentiate after approximately 0.3 s, reaching a value of $10^{-4} \Omega^{-1}$ around
 302 about 0.4 s. This is the result of cumulative crystallization in the PCM as a result of multiple STDP
 303 events with $\Delta t > 0$, corresponding, e.g., to the presentation of a pattern which induces a fire in the
 304 POST. Background synapses (in cyan in Fig. 7f) are instead depressed over a longer downscale of
 305 about 3.5 s, where they reach a conductance of about $10^{-7} \Omega^{-1}$ corresponding to the full reset state.
 306 The depression mechanism takes advantage of the random noise appearing at the PRE neuron layer.
 307 Since noise is uncorrelated, it only causes synapse depression when the noise PRE spike comes soon
 308 after a previous fire (thus with $\Delta t < 0$) most probably induced by pattern spikes. Therefore noise
 309 plays a key role in depression, although it should be kept to a moderate frequency and moderate
 310 density (6.5% in Fig. 7) during training to avoid interference with stable pattern learning. Note the
 311 fast pattern learning relatively to the slow background depression, as also evidenced by the evolution
 312 of synapse weights in Fig. 7d at 3.5 s, where depression is still not uniformly achieved in the
 313 background. The rate of background depression might be enhanced by increasing the noise density,
 314 however at the expense of a disturbed potentiation of pattern synapses. In fact, a high noise density
 315 might lead to an increased probability of noise-induced fire, which, if followed by pattern
 316 presentation, may result in the depression of pattern synapses according to STDP. Therefore, the
 317 ideal noise density should be dictated by the tradeoff between fast background depression and
 318 efficient pattern learning. The real time evolution of synapse during a representative simulation is
 319 reported in the movie M1 in the Supplementary Material. We did not implement device-to-device
 320 variability for simplicity. However, the impact should be negligible, since the network relies on the
 321 bistable device behavior rather than on the analog weight update of the synapse (Suri et al., 2013).

322



323

324 Fig. 8 Energy E_{syn} and mean power P_{syn} consumption per synapse as a function of time during the learning
 325 process of Fig. 7 (a) and corresponding histogram distribution of energy consumption $E_{\text{syn,c}}$ due to
 326 communication from 4.2 s to 7 s, namely after completing potentiation/depression (b). Consumption due to
 327 communication (in red) is directly induced by PRE spikes, while fire energy (in blue) corresponds to set/reset

328 events induced by POST spikes. The energy histogram reveals 3 energy levels: Group I around 80 pJ reflects
 329 communication of pattern spikes at potentiated synapses. Group II around 5 pJ represents communication of
 330 noise spikes at potentiated pattern synapses, while group III just below 100 fJ corresponds to noise spikes at
 331 depressed background synapses.

332

333 3.4. Energy and power consumption

334 To assess the power consumption of our synaptic network, we calculated the average dissipated
 335 energy E_{syn} and power $P_{\text{syn}} = E_{\text{syn}}/t_{\text{ck}}$ per synapse, which is shown in Fig. 8a as a function of time
 336 during learning. The most significant contribution to energy dissipation is due to the PRE spike
 337 (communication) which induces a current spike of $t_{\text{ck}} = 10$ ms due to the constant $V_{\text{TE}} = -30$ mV. The
 338 dissipated energy $E_{\text{syn,c}}$ due to communication (not including fire) in a synapse is given by:


$$339 E_{\text{syn,c}} = t_{\text{ck}} \sum_i V_{\text{TE}}^2 / (R_i + R_{\text{MOS}}) / (NM),$$

340 where R_i is the resistance of the i -th synapse, R_{MOS} is the resistance of the MOS transistor in the on
 341 state, N and M are the numbers of PRE ($N = 784$ in our simulation) and POST ($M = 1$ in our
 342 simulation), respectively, and the summation is extended over all synapses that were activated by a
 343 PRE spike. In our calculations, we used a constant resistance $R_{\text{MOS}} = 2.4$ k Ω for simplicity. The red
 344 filled points in Fig. 8a show the calculated $E_{\text{syn,c}}$ due to the communication mode, reaching a peak of
 345 about 80 pJ as the pattern is presented to potentiated synapses after stable learning in the
 346 neuromorphic network. The corresponding dissipated power $P_{\text{syn,c}} = E_{\text{syn,c}}/t_{\text{ck}}$ is in the range of 8 nW.
 347 The dissipated energy is lower in the initial stages when the pattern is not yet learned, given the
 348 relatively low conductance of the pattern synapses.

349 Fig. 8b shows the distribution of $E_{\text{syn,c}}$ due to spiking communication after consolidation of weights
 350 between $t = 4.2$ s and 7 s in Fig. 8a. Note that there are 3 sub-distributions of $E_{\text{syn,c}}$, consisting of a
 351 high energy range (group I) due to pattern spiking and a low energy range, including a medium low
 352 sub-distribution (group II) and an extreme low sub-distribution (group III). Group II can be attributed
 353 to noise spikes exciting potentiated pattern synapses, which have large weights but only few are
 354 activated by the noise spikes. On the other hand, group III can be attributed to noise spikes exciting
 355 the background depressed synapses, thus corresponding to relatively few synapses with small weight
 356 on the average.

357 Fig. 8a also shows the calculated $E_{\text{syn,f}}$ corresponding to the fire event, when a POST spike overlaps
 358 with the PRE spike, thus giving rise to LTP or LTD. These events generally involve a much larger
 359 V_{TE} and a larger corresponding current compared to the communication spike, since updating the
 360 PCM resistance requires set and reset transitions with significant Joule heating. On the other hand,
 361 due to the short pulse-width $t_{\text{p}} = 40$ ns, the energy dissipation is around 1 pJ, hence negligible
 362 compared to the communication energy.

363




364

365 Fig. 9 Simulation results for pattern learning and updating. Pattern “1” and noise (a) were presented for the
 366 first 7 s, followed by pattern “2” and noise for the last 7 s. After the first 7 s, in A, pattern “1” was learnt (c).
 367 After starting with “2”, synapses showed a mixed specialization at 7.5 s in B (d), where “1” was being
 368 forgotten and “2” was being learned. Finally, at 14 s in C (e), “2” was learnt. (f) shows the temporal evolution
 369 of synapses, with initial learning of “1”, followed by updating with “2”.
 370

371 3.5. Multiple pattern learning in sequence or in parallel

372 For on-line unsupervised pattern learning, it is important to demonstrate not only learning of a
 373 specific pattern, but also the capability to forget a previous pattern and learn a new one. The ability to
 374 reconfigure synaptic weights by learning a new pattern is in fact a key feature to rapidly interact with
 375 stimuli from a continuously-changing environment as in the real world. To verify the reconfiguration
 376 function in our neuromorphic network, we presented an input pattern to the PRE neurons for 7 s, then
 377 we presented a different pattern, where both the first and second patterns were chosen from the
 378 MNIST database. Fig. 9 shows the simulation results, including the first pattern (a), the second
 379 pattern (b), the color maps of the synaptic weights for $t = 7$ (c), $t = 7.5$ s (d) and $t = 14$ s (e), and the
 380 synaptic conductance $1/R$ as a function of time (f). During the initial 7 s, pattern “1” and noise were
 381 provided with equal probabilities of 50%: the average synaptic weights show a potentiation of pattern
 382 synapse weights at 0.5 s, which is in line with Fig. 7. At the same time, the background synapses are
 383 gradually depressed and the pattern is completely learnt after 1 s, as also shown by the weights at 7 s
 384 in Fig. 9c. After 7 s, the input pattern is suddenly changed from “1” to “2”, which causes depression
 385 of weights within pattern “1” and potentiation of weights in pattern “2”. No conductance change is
 386 seen for synapses remaining in the background or pattern area. Pattern “2” is fully learned around 9 s,
 387 with depression taking slightly longer time. Sequential learning of 2 patterns is further described by
 388 movie M2 in the Supplementary Material.

389



390

391 Fig. 10 Simulation results for multiple pattern learning. A first layer with $28 \times 28 = 784$ neurons is fully
 392 connected to three second layer neurons, each of them connected with three inhibitory synapses (a). We
 393 provided three patterns “1”, “2” and “3” (b) to the input. The three neurons specialize on different patterns (c).
 394 (d) shows the evolution of the synapses connected to one of the post neurons, in particular the mean weight for
 395 synapses of pattern “1”, “2”, “3” and background. While the background gradually decreases, the learnt
 396 pattern (the highest mean conductivity) changes during time due to interference between patterns.

397

398 We also verified the capability to learn multiple patterns in parallel, rather than in sequence as in
 399 Fig. 9. Since a neuron can only specialize to one pattern at a time (see Fig. 9), we extended the
 400 simulation to a network of multiple M neurons in the POST layer. Fig. 10a shows a fully connected
 401 network including N PRE neurons and 3 POST neurons in the 2nd layer, where 3 different patterns
 402 were presented alternatively as shown in Fig. 10b. The purpose is that each of the 3 neurons
 403 eventually specializes to a separate pattern, thus emulating the capability to recognize different
 404 patterns, such as letters, numbers, or words, by our brain. To avoid co-specialization to the same
 405 pattern, the 3 neurons were connected by inhibitory synapses, where a successful fire in any neuron
 406 leads to a partial discharge of the internal potential in all other neurons, to inhibit fire in
 407 correspondence of the same pattern and encourage specialization to other patterns. The inhibitory
 408 synapses have a fixed weight, hence they can be implemented by simple resistors. The 3 input
 409 patterns in Fig. 10b were presented with 5% probability each, with the remaining 85% consisting of
 410 noise with an average number of PRE spikes of 4 per epoch, or 0.5% of all PREs. Such low
 411 percentage of noise activity over PREs is balanced by a relatively large frequency of noise equal to
 412 85%. After a simulated total time of 300 s, the 3 different patterns were learnt each in a different
 413 neuron, as shown by the final synaptic weights in Fig. 10c. Decreasing the pattern presentation rate
 414 below 5% in Fig. 10 would result in a lower learning rate, while increasing the rate would cause
 415 learning instabilities. We have observed, in fact, that high pattern presentation rates cause the
 416 network to learn superposed patterns (e.g., a “1” plus a “2”) or difference patterns (e.g. a “1” with
 417 the pixels of “2” excluded). This results from interaction of distinct patterns in the STDP. A low pattern
 418 rate helps reducing the probability of having interaction between different patterns.

419

420 Fig. 10d shows the synaptic weights as a function of time, including the pattern weights and
421 background weights (only synapses belonging to the background in all 3 patterns were shown).
422 Learning takes place in a relatively short time at the beginning of the simulation, while depression of
423 background weights requires about 200 s due to the low activity of noise. Note also the significant
424 oscillations of pattern weights, which are due to the instability of pattern weights due to noise. In
425 particular, the neuron specializes on one single pattern at a time, corresponding to the highest
426 conductance of 10^{-4} S. However, the network is unable to stabilize on a single pattern due to the
427 interference with different patterns. Nonetheless, the network is able to recognize distinct patterns in
428 distinct POST neurons, although sometimes different POST learn the same input pattern. This is an
429 unwanted effect due to the low inhibitory effect we used in the simulations, where we discharged
430 only 20% of the capacitance of a neuron during the inhibitory action. The increase of the inhibitory
431 factor would improve the selectivity to input patterns, although it would also cause the blockade of
432 some POST neurons due to repeated fire in another successful POST neurons. In summary, a careful
433 **trade-off** must be searched to minimize blockade events, maximize the learning efficiency and
434 minimize the learning time. Parallel learning of 3 patterns is further described by movie M3 in the
435 Supplementary Material.


436

437 4. Discussion

438 4.1. Reducing power consumption via spiking communication

439 Our results support PCM devices as highly-functional synapses with learning capability and low
440 power consumption required for the synaptic plasticity. A key limitation of the proposed scheme is
441 however the relatively large power consumed during communication (Fig. 8). Assuming a synapse
442 density of 10^{11} cm^{-2} as in the human cortex, a power per synapse of 8 nW would translate in a power
443 density of almost 1 kWcm^{-2} , which is comparable to a multicore CPU in conventional Von Neumann
444 computing. The large power consumption is due to the relatively long current spike lasting 10 ms in
445 response to the PRE spike applied to the transistor gate, where the relatively long pulse width is
446 dictated by the STDP dynamics in the 10-100 ms time scale for real time learning and interaction (Bi
447 et al., 1998). However, a spiking V_{TE} can be adopted to reduce the dissipated energy during the spike.
448 For instance, Fig. 11 shows a spiking waveform of V_{TE} , consisting of pulses of $t_{\text{spike}} = 1 \mu\text{s}$ width and
449 spiking period $T_{\text{spike}} = 1 \text{ ms}$, corresponding to a spiking frequency of 1 kHz and a duty cycle of 10^{-3} .
450 The reduced duty cycle results in a reduction of power consumption by a factor 10^3 , clearly bringing
451 our neuromorphic solution in the territory of low power chips.

452



453

454 Fig. 11 Scheme for implementing low energy consumption communication. Instead of applying a
 455 constant $V_{\text{TE}} = -30$ mV, sequences of spikes lasting t_{spike} can allow for efficient communication (a),
 456 while reducing energy and power consumption by a factor $t_{\text{spike}}/T_{\text{spike}}$, where T_{spike} is the time
 457 between adjacent pulses (b).

458

459 An additional advantage of adopting a spiking V_{TE} with low duty cycle is the ability to reduce the
 460 capacitance in the neuron integrator stage. In fact, the capacitance can be estimated by:

$$461 \quad C \approx \Delta Q / V_{\text{th}},$$

462 where ΔQ is the integrated charge contributed by the current, equal to $\Delta Q = I\Delta t$ in the case of a
 463 constant V_{TE} as in Fig. 2. Assuming an array of 784 PRE neurons with 10% potentiated synapses
 464 after learning, a V_{TE} of -30 mV, a resistance of potentiated synapse of 15 k Ω , and a comparator
 465 threshold voltage $V_{\text{th}} = 0.5$ V, we obtain a capacitance of about 3 μF , which is clearly unfeasible in
 466 an integrated circuit. A duty cycle of 10^{-3} would result in a reduction of the capacitance by a factor
 467 10^3 , hence in the range of few nF. Further reduction of the power consumption and of the integrator
 468 capacitance can be obtained by reducing the duty cycle, the value of V_{TE} , and the conductivity of the
 469 PCM in the potentiated state, e.g., by adopting suitable low-conductivity phase change materials or
 470 by reducing the size of the heater controlling the cross section of the PCM device. Separation of
 471 communication and fire paths by 2T1R architecture of the synapse would allow to further reduce the
 472 current consumption and capacitor area by adopting sub-threshold bias and short pulse width of the
 473 communication gate (Wang et al., 2015, Kim et al., 2015). Finally, adopting accelerated, non-
 474 biological dynamics of tenths of ns instead of 10 ms range could allow for smaller values of
 475 integrated capacitances in the range of hundreds of fF.

476 Another issue consists in the wire capacitance charging energy, which is higher in the pulsing
 477 scheme. Synapses are arranged in a relatively large array, hence wires would cause a high parasitic
 478 capacitance, leading to an increase in capacitive energy dissipation in the pulsing scheme. One way
 479 to reduce the issue is to arrange synapses in a multiple smaller synapse arrays, with shorter
 480 interconnects. This approach would reduce the fan-in/fan-out of the neurons, however, with a proper
 481 design of the neuromorphic network, the issue could be acceptable, while preserving the reduction in
 482 the energy dissipation due to synapses. The capacitive energy would also be reduced by suitable


483 voltage scaling via PCM engineering..

484

485 **4.2. Multi-layer neuromorphic network**

486 To assess the learning efficiency of the neuromorphic network with PCM synapses, we performed
 487 100 simulations of pattern learning with a total time of 2 s per each simulation. We evaluated the
 488 recognition probability P_{learn} as the number $n_{p,f}$ of fire events in the POST neuron in correspondence
 489 of the presentation of pattern “1”, divided by the total number n_p of appearances of the same pattern,
 490 $P_{\text{learn}} = n_{p,f}/n_p$ (see Fig. 12a). Similarly, we evaluated the error probability P_{err} as the number $n_{n,f}$ of
 491 POST fire events taking place in correspondence of the presentation of noise in the input (false
 492 recognitions) divided by the total number n_n of input noise appearances, $P_{\text{err}} = n_{n,f}/n_n$. Note that $n_p +$
 493 $n_n = n$, where n is the total number of PRE spikes within the 2 s interval of simulation. With a 2-layer
 494 network with 28x28 PRE and 1 POST neuron, P_{learn} was equal to 33% and P_{err} was around 6%, thus
 495 quite unsatisfactory for the purpose of on-line learning and recognition. We found that unsuccessful
 496 learning was due most of the times to depression events of pattern synapses in the case of noise
 497 causing a POST fire, followed by the presentation of the pattern in the input. In fact, PCM is
 498 particularly prone to complete depression for $\Delta t < 0$, since the reset pulse results in a large resistance
 499 increase in just one shot. After this depression event, potentiation of pattern synapses is quite
 500 difficult, since the current flowing in the depressed pattern synapse is extremely low, making a POST
 501 fire event in response to the presentation pattern quite unlikely.

502



503

504 Fig. 12 Multi-layer simulation results. The number n of PRE spikes is composed by n_p pattern and n_n
 505 noise inputs. n_p is composed by $n_{p,f}$ (pattern leading to output spike) and $n_{p,0}$ (missing recognition). n_n
 506 is composed by $n_{n,f}$ (false recognition) and $n_{n,0}$ (absence of spike for input noise) (a). After an input
 507 layer with 28x28 neurons, a second layer with variable M neurons and a third layer with one output
 508 neuron are implemented (b). The recognition rate $P_{\text{learn}} = n_{p,f}/n_p$ increases with respect to the two
 509 layers network and it increases for increasing number M of second layer neurons (c), while the error
 510 rate $P_{\text{err}} = n_{n,f}/n_n$ decreases (d). P_{learn} further increases for optimized conditions (lower noise),


511 reaching a 95.5% recognition, while P_{err} drops to 0.35%.

512

513 To solve this issue and improve the recognition probability, we implemented a 3-layer network, as
 514 sketched in Fig. 12b. This was done by inserting an intermediate layer with M neurons between a
 515 28×28 input retina and an output layer consisting of a single neuron. All neurons between the first
 516 and the second layer were connected, and all second-layer neurons were connected to the output
 517 neuron, making the network a fully-connected architecture. The number M of neurons in the second
 518 layer was varied to study the recognition efficiency and error rates with the same pattern and noise
 519 conditions as in the calculations in Fig. 7. Fig. 12 shows the calculated recognition probability (c)
 520 and the error probability (d) as a function of M . The recognition probability increases with M from
 521 almost 36% up to 76%, while the error rate decreases from 6% to 3%, as shown by the blue lines.
 522 The improvement is due to the compensation of synapse blockade by the additional layer, thanks to
 523 the increased number of parallel channels.

524 To further improve the network efficiency, we reduced the input noise from 6.5% to 5.5%. The
 525 optimized results are shown by the red curve in Fig. 12c and d. The noise reduction leads to a slight
 526 increase in the time needed for depression of background synapses. On the other hand, the
 527 recognition efficiency increases up to 95.5% for 256 neurons in the second layer, while the error
 528 probability decreases to 0.35% in a 2 s simulation time. These results strongly support PCM-based
 529 neuromorphic chip for on-line unsupervised learning and recognition.

530



531

532 Fig. 13 Probability of recognizing an input pattern P_{learn} , solid line, and probability of spurious fire
 533 P_{err} , dashed line, as a function of noise density.

534

535 4.3. Impact of noise density on learning efficiency

536 Noise presentation alternated to the pattern allows for proper background depression and on-line
 537 unsupervised pattern updating. The randomness and non-correlation of noise allow for a general
 538 background depression and, in general, a forgetting mechanism. Fig. 13 explores more deeply the

539 impact of noise on learning efficiency. We performed pattern learning simulations as in Fig. 7,
540 varying the input noise density, namely the average percentage of PRE delivering a noise spike. P_{learn}
541 shows a decrease for increasing noise density which is explained by the competition between pattern
542 learning caused by pattern input appearance and increasing pattern forgetting induced by noise. At
543 the same time, for increasing noise, P_{err} increases due to the increasing noise current contribution.
544 However, note that zero noise, which seems to be the best situation, is not applicable, since
545 background depression and pattern updating as in Fig. 9 would not be possible. Therefore, a careful
546 trade-off between noise density and learning performance must be considered.

547 In conclusions, our work demonstrate PCM-based electronic synapses based on 1T1R architecture.
548 The synapses are capable of STDP thanks to the time-dependent overlap among PRE and POST
549 spikes in the 1T1R circuit. On-line pattern learning, recognition, forgetting and updating is
550 demonstrated by simulations assuming the alternation of pattern and noise spikes from the PRE layer.
551 Reduction of energy consumption and improvement of recognition efficiency are discussed with the
552 help of simulation results. These results support PCM as promising element for electronic synapses
553 in future neuromorphic hardware.

554 5. Acknowledgment

555 The authors are grateful to S. Balatti and Z.-Q. Wang for several discussions. This work was
556 supported in part by the ERC Consolidator Grant No. 648635 “Resistive-switch computing Beyond
557 CMOS”.

559 6. References

- 561 Ambrogio, S., Balatti, S., Nardi, F., Facchinetti, S., and Ielmini, D. (2013). Spike-timing dependent
562 plasticity in a transistor-selected resistive switching memory. *Nanotechnology* 24, 384012.
- 563 Annunziata, R., Zuliani, P., Borghi, M., De Sandre, G., Scotti, L., Prelini, C., Tosi, M., Tortorelli, I.,
564 and Pellizzer, F. (2009). Phase Change Memory Technology for Embedded Non Volatile
565 Memory Applications for 90nm and Beyond. *IEDM Tech. Dig.* 97-100.
- 566 Balatti, S., Ambrogio, S., Wang, Z.Q., and Ielmini, D. (2015). True Random Number Generation by
567 variability of resistive switching in oxide-based devices. *IEEE J. Emerging and Selected*
568 *Topics in Circ. and Sys.* 5 (2), 214-221.
- 569 Bi, G.-Q., and Poo, M.-M. (1998). Synaptic modifications in cultured hippocampal neurons:
570 Dependence on spike timing, synaptic strength, and postsynaptic cell type. *J. Neurosci.* 18,
571 10464.
- 572 Bichler, O., Suri, M., Querlioz, D., Vuillaume, D., DeSalvo, B., and Gamrat, C. (2012). Visual
573 pattern extraction using energy-efficient 2-PCM synapse neuromorphic architecture, *IEEE*
574 *Trans. Electron Devices* 59, 2206-2214.
- 575 Burr, G.W., Shelby, R.M., di Nolfo, C., Jang, J.W., Shenoy, R.S., Narayanan, P., Virwani, K.,
576 Giacometti, E.U., Kurdi, B., and Hwang, H. (2014). Experimental demonstration and
577 tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory
578 as the synaptic weight element. *IEDM Tech. Dig.*, 697-700.
- 579 Cassinerio, M., Ciochini, N., and Ielmini, D. (2013). Logic computation in phase change materials
580 by threshold and memory switching. *Advanced Materials* 25 (41), 5975-5980.
- 581 Eryilmaz, S. B., Kuzum, D., Jeyasingh, R., Kim, S., BrightSky, M., Lam, C., and Wong, H.-S. P.
582 (2014). Brain-like associative learning using a nanoscale non-volatile phase change synaptic

- 583 device array. *Front. Neurosci.* 8:205.
- 584 Garbin, D., Vianello, E., Bichler, O., Rafhay, Q., Gamrat, C., Ghibaud, G., DeSalvo, B., and
585 Perniola, L. (2015). HfO₂-Based OxRAM devices as synapses for convolutional neural
586 networks. *IEEE Trans. Electron Devices* 62(8) 2494-2501.
- 587 Hosseini, P., Sebastian, A., Papandreou, N., Wright, C.D., and Bhaskaran, H. (2015). Accumulation-
588 Based Computing using Phase-Change Memories with FET access devices. *IEEE Electron
589 Device Letters* 36 (9), 975-977.
- 590 Ielmini, D., and Zhang, Y. (2007). Analytical model for subthreshold conduction and threshold
591 switching in chalcogenide-based memory devices. *J. Appl. Phys.* 102, 054517.
- 592 Indiveri, G., and Liu, S.-C. (2015). Memory and Information Processing in Neuromorphic Systems.
593 *Proc. IEEE* 103(8), 1379-1397.
- 594 Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. (2010). Nanoscale
595 Memristor Device as Synapse in Neuromorphic Systems. *Nano Lett.* 10, 1297.
- 596 Kau, D.C., Tang, S., Karpov, I.V., Dodge, R., Klehn, B., Kalb, J.A., Strand, J., Diaz, A., Leung, N.,
597 Wu, J., Lee, S., Langtry, T., Chang, K.-W., Papagianni, C., Lee, J., Hirst, J., Erra, S., Flores,
598 E., Righos, N., Castro, H., and Spadini, G. (2009). A stackable cross point Phase Change
599 Memory. *IEDM Tech. Dig.* 617-620.
- 600 Kim, S., Ishii, M., Lewis, S., Perri, T., BrightSky, M., Kim, W., Jordan, R., Burr, G. W., Sosa, N.,
601 Ray, A., Han, J.-P., Miller, C., Hosokawa, K., and Lam, C. (2015). NVM Neuromorphic Core
602 with 64k-cell (256-by-256) Phase Change Memory Synaptic Array with On-Chip Neuron
603 Circuits for Continuous In-Situ Learning. *IEDM Tech. Dig.* 443.
- 604 Kuzum, D., Jeyasingh, R. G. D., Lee, B., and Wong, H.-S. P. (2012). Nanoelectronic Programmable
605 Synapses Based on Phase Change Materials for Brain-Inspired Computing. *Nano Lett.* 12,
606 2179.
- 607 LeCun, Y., Bottou, L., Bengio, Y., and Haffner, P (1998). Gradient-based learning applied to
608 document recognition. *Proc. IEEE* 86 (11), 2278-2324.
- 609 Locatelli, N., Cros, V., and Grollier, J. (2014). Spin-torque building blocks. *Nature Mater.* 13, 11-20.
- 610 Ohno, T., Hasegawa, T., Tsuruoka, T., Terabe, K., Gimzewski, J. K., and Aono, M. (2011). Short-
611 term plasticity and long-term potentiation mimicked in single inorganic synapses. *Nature
612 Materials* 10, 591-595.
- 613 Prezioso, M., Merrih-Bayat, F., Hoskins, B.D., Adam, G.C., Likharev, K.K., and Strukov, D.B.
614 (2015). Training and operation of an integrated neuromorphic network based on metal-oxide
615 memristors. *Nature* 521, 61-64.
- 616 Querlioz, D., Bichler, O., Vincent, A.F., and Gamrat, C. (2015). Bioinspired programming of
617 memory devices for implementing an inference engine. *Proc. IEEE* 103(8), 1398-1416
- 618 Servalli, G. (2009). A 45nm generation Phase Change Memory technology. *IEDM Tech. Dig.*, 113.
- 619 Suri, M., Bichler, O., Querlioz, D., Cueto, O., Perniola, L., Sousa, V., Vuillaume, D., Gamrat, C., and
620 DeSalvo, B. (2011). Phase change memory as synapse for ultra-dense neuromorphic systems:
621 application to complex visual pattern extraction. *IEDM Tech. Dig.* 79-82.
- 622 Suri, M., Querlioz, D., Bichler, O., Palma, G., Vianello, E., Vuillaume, D., Gamrat, C., and DeSalvo,
623 B. (2013). Bio-Inspired Stochastic Computing Using Binary CBRAM Synapses. *IEEE Trans.
624 Electron Devices* 60, 2402.
- 625 Thomas, A., Niehoerster, S., Fabretti, S., Shephard, N., Kushel, O., Kuepper, K., Wollschlaeger, J.,
626 Krzysteczko, P., and Chicca, E. (2015). Tunnel junction based memristors as artificial
627 synapses. *Front. Neurosci.* 9, 241.
- 628 Vincent, A.F., Larroque, J., Locatelli, N., Ben Romdhane, N., Bichler, O., Gamrat, C., Wei Sheng
629 Zhao, Klein, J.-O., Galdin-Retailleau, S., and Querlioz, D. (2015). Spin-Transfer Torque
630 Magnetic Memory as a Stochastic Memristive Synapse for Neuromorphic Systems. *IEEE*

- 631 *Trans. Biomedical Circuits and Systems* 9 (2), 166-174.
- 632 Yu, S., Wu, Y., Jeyasingh, R., Kuzum, D., and Wong, H.-S. P. (2011). An Electronic Synapse Device
633 Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation. *IEEE*
634 *Trans. Electron Devices* 58, 2729.
- 635 Yu, S., Gao, B., Fang, Z., Yu, H., Kang, J., and Wong, H.-S. P. (2013). A Low Energy Oxide-Based
636 Electronic Synaptic Device for Neuromorphic Visual Systems with Tolerance to Device
637 Variation. *Adv. Mater.* 25, 1774.
- 638 Wang, Z.Q., Ambrogio, S., Balatti, S., and Ielmini, D. (2015). A 2-transistor/1-resistor artificial
639 synapse capable of communication and stochastic learning in neuromorphic systems. *Front.*
640 *Neurosci.* 8, 438.
- 641 Waser, R., and Aono, M. (2007). Nanoionics-based resistive switching memories. *Nature Materials*
642 6, 833-840.
- 643 Wong, H.-S.P., Raoux, S., Kim, S.B., Liang, J., Reifenberg, J.P., Rajendran, B., Asheghi, M., and
644 Goodson, K.E. (2010). Phase change memory. *Proc. IEEE* 98 (12) 2201-2227.
- 645 Wright, C. D., Liu, Y., Kohary, K. I., Aziz, M. M., and Hicken, R. J. (2011). Arithmetic and
646 Biologically-Inspired Computing Using Phase-Change Materials. *Adv. Mater.* 23, 3408.
- 647 Zuliani, P., Varesi, E., Palumbo, E., Borghi, M., Tortorelli, I., Erbetta, D., Dalla Libera, G., Pessina,
648 N., Gandolfo, A., Prelini, C., Ravazzi, L., and Annunziata, R. (2013). Overcoming
649 Temperature Limitations in Phase Change Memories With Optimized $\text{Ge}_x\text{Sb}_y\text{Te}_z$. *IEEE*
650 *Trans. Electron Devices* 60(12) 4020-4026.

651

652 **7. Figure legends**

653 Fig. 1 Cross sectional view of a PCM obtained by transmission electron microscopy (TEM) (a),
654 measured quasi-stationary I-V curves for the PCM device in the crystalline and amorphous phase (b),
655 reset characteristic of R as a function of the write voltage for pulse-width 40 ns (c) and set
656 characteristics of R as a function of the set pulse-width t_p and voltage $V_{\text{set}} = 1.05$ V for variable initial
657 PCM state (d). The PCM device shows fast switching at low voltage, thus supporting PCM
658 technology for low-voltage, low-power synapses in neuromorphic systems.

659 Fig. 2 Schematic illustration of the neuromorphic network with a 1T1R synapse. The PRE drives the
660 MOS transistor gate voltage V_G , thus activating a current spike due to the low negative TE voltage
661 ($V_{\text{TE}} = -30$ mV) set by the POST. The current spikes are fed into the POST, which eventually
662 delivers a V_{TE} spike back to the synapse as the internal voltage V_{int} exceeds a threshold V_{th} . The V_{TE}
663 spike includes a set and reset pulse to induce potentiation/depression according to the STDP protocol.

664 Fig. 3 Scheme of the applied pulses from the PRE and POST neurons to the 1T1R synapse. In the
665 case of small positive delay Δt (a), when the PRE spike is applied just before the POST spike, the
666 PCM receives a potentiating pulse with voltage V_{set} inducing set transition. On the other hand, for
667 small negative delay Δt (b), when the PRE spike is applied just after the POST spike, the PCM
668 receives a depressing pulse with voltage V_{reset} inducing reset transition. For positive/negative delays
669 larger than 10 ms, there is no overlap between PRE and POST spikes, thus no potentiation/depression
670 can take place.

671 Fig. 4 STDP characteristics, namely measured change of conductance R_0/R as a function of delay Δt ,
672 for various PCM states, namely state A ($R_0 = 15$ k Ω), state B ($R_0 = 500$ k Ω), and state C ($R_0 =$
673 10 M Ω), also reported in Fig. 1d. Depression and/or potentiation are shown depending on delay and

674 initial state, providing a confirmation of the STDP capability in our 1T1R synapse.

675 Fig. 5 Result of a random spiking experiment, showing the random delay Δt as a function of the
676 epoch (a), corresponding change of conductance R_0/R as a function of the epoch (b), and correlation
677 between Δt and R_0/R (c). The correlation between delay and conductance change is consistent with
678 the STDP characteristics at variable resistance in Fig. 4.

679 Fig. 6 Neuromorphic network adopted in our simulations: schematic illustration (a) and
680 corresponding circuit (b). A first neuron layer with $N = 28 \times 28$ neurons is fully connected to a second
681 neuron layer with M neurons through 1T1R PCM-based synapses. The first layer delivers spikes in
682 response to presentation of one or more visual patterns. During training, STDP within the synapses
683 leads to LTP/LTD update of the synapse weights eventually resulting in the specialization of the
684 output neurons in recognizing the submitted patterns.

685 Fig. 7 Simulation results for pattern learning. The input pattern “1” (a) is presented at the input
686 together with noise (b). Synaptic weights are random at $t = 0$ s (a), then they specialize at progressive
687 times 3.5 s (d) and 7 s (e). The corresponding complete evolution of synapse weights for increasing
688 time is shown in (f), with positions A, B and C related to (c-d-e). Red lines represent synapses for
689 pattern, cyan lines are the background synapses, while the black and blue lines are the mean pattern
690 and background synapses, showing progressive learning and specialization.

691 Fig. 8 Energy E_{syn} and mean power P_{syn} consumption per synapse as a function of time during the
692 learning process of Fig. 7 (a) and corresponding histogram distribution of energy consumption $E_{\text{syn,c}}$
693 due to communication from 4.2 s to 7 s, namely after completing potentiation/depression (b).
694 Consumption due to communication (in red) is directly induced by PRE spikes, while fire energy (in
695 blue) corresponds to set/reset events induced by POST spikes. The energy histogram reveals 3 energy
696 levels: Group I around 80 pJ reflects communication of pattern spikes at potentiated synapses. Group
697 II around 5 pJ represents communication of noise spikes at potentiated pattern synapses, while group
698 III just below 100 fJ corresponds to noise spikes at depressed background synapses.

699 Fig. 9 Simulation results for pattern learning and updating. Pattern “1” and noise (a) were presented
700 for the first 7 s, followed by pattern “2” and noise for the last 7 s. After the first 7 s, in A, pattern “1”
701 was learnt (c). After starting with “2”, synapses showed a mixed specialization at 7.5 s in B (d),
702 where “1” was being forgotten and “2” was being learned. Finally, at 14 s in C (e), “2” was learnt. (f)
703 shows the temporal evolution of synapses, with initial learning of “1”, followed by updating with
704 “2”.

705 Fig. 10 Simulation results for multiple pattern learning. A first layer with $28 \times 28 = 784$ neurons is
706 fully connected to three second layer neurons, each of them connected with three inhibitory synapses
707 (a). We provided three patterns “1”, “2” and “3” (b) to the input. The three neurons specialize on
708 different patterns (c). (d) shows the evolution of the synapses connected to one of the post neurons, in
709 particular the mean weight for synapses of pattern “1”, “2”, “3” and background. While the
710 background gradually decreases, the learnt pattern (the highest mean conductivity) changes during
711 time due to interference between patterns.

712 Fig. 11 Scheme for implementing low energy consumption communication. Instead of applying a
713 constant $V_{\text{TE}} = -30$ mV, sequences of spikes lasting t_{spike} can allow for efficient communication (a),
714 while reducing energy and power consumption by a factor $t_{\text{spike}}/T_{\text{spike}}$, where T_{spike} is the time
715 between adjacent pulses (b).

716 Fig. 12 Multi-layer simulation results. The number n of PRE spikes is composed by n_p pattern and n_n
717 noise inputs. n_p is composed by $n_{p,f}$ (pattern leading to output spike) and $n_{p,0}$ (missing recognition). n_n
718 is composed by $n_{n,f}$ (false recognition) and $n_{n,0}$ (absence of spike for input noise) (a). After an input
719 layer with 28×28 neurons, a second layer with variable M neurons and a third layer with one output
720 neuron are implemented (b). The recognition rate $P_{\text{learn}} = n_{p,f}/n_p$ increases with respect to the two
721 layers network and it increases for increasing number M of second layer neurons (c), while the error
722 rate $P_{\text{err}} = n_{n,f}/n_n$ decreases (d). P_{learn} further increases for optimized conditions (lower noise),
723 reaching a 95.5% recognition, while P_{err} drops to 0.35%.

724 Fig. 13 Probability of recognizing an input pattern P_{learn} , solid line, and probability of spurious fires
725 P_{err} , dashed line, as a function of input noise.

726

Provisional

Figure 1.TIF







Figure 2.TIF




Figure 3.TIF





Figure 4.TIF










Figure 6.TIF



(a)



(b)

Figure 7.TIF




Figure 8.TIF




Figure 9.TIF





Figure 10.TIF







Figure 12.TIF




Figure 13.TIF

