


## Article

# A Cost-Driven Analysis of Thermal Performance in Power Modules <sup>†</sup>

Ciro Scognamillo <sup>1,\*</sup>, Antonio Pio Catalano <sup>1</sup>, Lorenzo Codecasa <sup>2</sup>, Alberto Castellazzi <sup>3</sup>  
and Vincenzo d'Alessandro <sup>1,\*</sup>

<sup>1</sup> Department of Electrical Engineering and Information Technology, University Federico II, 80125 Naples, Italy

<sup>2</sup> Department of Electronics, Information and Bioengineering, Politecnico di Milano, 20133 Milan, Italy

<sup>3</sup> Solid-State Power Processing (SP2) Lab Faculty of Engineering, Kyoto University of Advanced Science, Kyoto 615-8577, Japan

\* Correspondence: ciro.scognamillo@unina.it (C.S.); vindaes@unina.it (V.d.)

<sup>†</sup> This paper extends the following contribution: Scognamillo, C.; Catalano, A.P.; Codecasa, L.; Castellazzi, A.; d'Alessandro, V. Numerical Investigation on the Thermal Resistance and Assembly Cost in SSC and DSC Power Modules. In Proceedings of the 2024 30th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC), Toulouse, France, 25–27 September 2024; pp. 1–4.

**Abstract:** This paper offers an in-depth overview of the trade-off between thermal performance and assembly cost in state-of-the-art power modules (PMs). Since the development of the PM technological process is still in its infancy, PMs are typically designed and prototyped in order to evaluate their electrical/thermal characteristics. The numerical investigation conducted here aims to analyze the impact of design choices (e.g., assembly materials and dimensions, cooling system efficiency) on the thermal resistance ( $R_{TH}$ , [K/W]), thermal time constant ( $\tau$ , [s]), and overall cost ( $PM_{cost}$ , [\$]) of semiconductor devices integrated in both single- and double-sided cooled PMs, without any need for prototyping stages. The influence of the thicknesses of the copper and ceramic layers is explored, since they play a relevant role in defining the thermal ratings, as well as the electrical and mechanical characteristics, of the assemblies. The benefits deriving from thicker layers are then weighed against the cost of materials, and figures of merit are defined to evaluate the trade-offs between cost and thermal behavior. The impact of two cooling solutions—passive heatsink and forced liquid—is also taken into account.

**Keywords:** assembly cost; double-sided cooled; numerical simulations; power module; single-sided cooled; thermal resistance; thermal time constant



Academic Editor: Ioan Sarbu

Received: 19 February 2025

Revised: 20 March 2025

Accepted: 26 March 2025

Published: 27 March 2025

**Citation:** Scognamillo, C.; Catalano, A.P.; Codecasa, L.; Castellazzi, A.; d'Alessandro, V. A Cost-Driven Analysis of Thermal Performance in Power Modules. *Energies* **2025**, *18*, 1665. <https://doi.org/10.3390/en18071665>

**Copyright:** © 2025 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Power modules (PMs) have recently begun to replace power circuits, being a favorable choice for integration into printed circuit boards for energy management/conversion applications by virtue of their compactness, lower operating temperature, and reduced parasitics [1]. The interest of industries and research institutions lies in studying, developing, and manufacturing inexpensive yet highly performing PMs from electrical, thermal, and mechanical points of view [2]. However, the design process for PMs is still in its early stages, and it is based on costly and time-consuming trial-and-error prototyping procedures [3].

Over the last decade, two main technologies have populated the market: single-sided cooled (SSC) and double-sided cooled (DSC) PMs. The key differences between these technologies reside in (i) the cooling systems they can be equipped with—since DSC PMs benefit from two cooling surfaces—and (ii) the electrical connections; more specifically,

long, thin, and highly inductive wirebonds are adopted in the SSC technology [4], whereas the DSC variant relies on spherical/cylindrical interconnections (bumps) [5].

Since PMs embed circuits based on power semiconductor devices, they need to keep up with advancements in the voltage capabilities of IGBTs and power MOSFETs. The market is currently filled with up-to-3.3 kV transistors; therefore, thicker (and, thus, more expensive) insulating layers must be taken into consideration in the PM design. On the other hand, such layers could negatively affect the thermal behavior of PMs [6].

In this work, both PM technologies are investigated by means of extremely accurate 3D finite-element method (FEM) simulations in the COMSOL Multiphysics [7] environment. Numerical simulations have been already used in the literature to study PMs: ref. [8] reports an electromagnetic and electrothermal analysis approach based on 3D FEM simulations and analytical models for PMs embedding IGBTs; in [9], IGBT-based PMs are investigated by means of the FEM approach, and thermal models are extracted; ref. [10] makes use of experiments and FEM simulations to optimize the choice of cooling systems and mechanical features in three commercial PMs; in [11], an extensive review of PM characterization is provided, and FEM analyses are reported as a tool able to predict PM thermal metrics; and refs. [12–15] represent additional examples of FEM-based numerical approaches applied to the study of heat propagation in PMs.

In addition to investigating state-of-the-art PMs, the extensive simulation campaign proposed here includes, for the first time, economic considerations regarding the PM manufacturing process. More specifically, this contribution explores the trade-offs between the cost of the PM ( $PM_{cost}$ , [\$]) and the junction-to-ambient thermal resistance ( $R_{TH}$ , [K/W]) and thermal time constant ( $\tau$ , [s], defined in [16]) of semiconductor devices embedded in such assemblies. Parametric analyses are conducted to evaluate the effect of several design parameters (e.g., the thicknesses of layers composing the assembly, the PM technology, the cooling system efficiency) on these figures of merit. The investigation aims to propose cost-conscious guidelines for designers, who seek to improve the electrical and thermal characteristics of PMs without significantly impacting overall costs. The use of (i) passive heatsink and (ii) forced liquid is emulated in order to ensure that these guidelines are as generic as possible in terms of the cooling system.


This paper extends the contribution of previous authors [17] in a three-fold way: (i) a deeper insight into the PM technology under analysis is provided; (ii) dynamic thermal simulations are carried out in lieu of the steady-state ones presented in [17], to include the transient thermal behavior; (iii) each geometrical variant of the assemblies is characterized by three figures of merit, taking into consideration both material cost and performance.

The remainder of the paper is outlined as follows. In Section 2, SSC and DSC PM technologies are described. Section 3 probes into the methodology adopted for the numerical 3D modeling of the assemblies in COMSOL Multiphysics (5.3A), highlighting the *in-house* routine adopted for thermal simulations. Simulation times, convergence capability, and suitability based on parametric analyses are also discussed. In Section 4, the simulation results are shown and debated. Three figures of merit are presented and their trends are discussed: they summarize both the static and dynamic thermal performances of assemblies, by weighing (i) the thermal resistance and (ii) the thermal time constants over  $PM_{cost}$ . Conclusions are then drawn in Section 5.

## 2. Power Modules Under Investigation


Figure 1 shows the standard SSC PM assembly: it makes use of a direct bonded copper (DBC) substrate over a thick copper (Cu) baseplate, providing mechanical support and enhancing heat spreading. A ceramic layer (for this work, aluminum nitride, AlN, but

many others can be adopted too) is embedded within the DBC, enclosed in between two Cu sheets, and devices are soldered on the top Cu layer.



**Figure 1.** Three-dimensional representation of SSC PM built in COMSOL Multiphysics (draw mode); Cu (dark orange) and AlN (blue) layers are highlighted. Electronic devices (SiC MOSFETs) are drawn in green, while aluminum source/gate PADS and vertical connectors are represented in dark gray.

In Figure 2, the DSC variant assembled using two interfacing DBCs is depicted. The electrical interconnections are vertical (DBC-to-DBC or device PADS-to-DBC), and are ensured by Cu bumps; in this work, spherical bumps are considered. Since wirebonds are replaced by vertical interconnections, parasitics are reduced, especially in terms of inductive and resistive contributions; in addition, mechanical robustness is granted by mechanical bumps, that is, the Cu spheres that have no electrical use, but help to maintain the fixed distance between the two sandwiched DBCs. Such robustness makes the thick Cu baseplate—needed in the case of SSC PMs—unnecessary in this case. In both the SSC and DSC technology, the PMs are equipped with 3.3 kV SiC power MOSFETs in their bare die form.



**Figure 2.** Three-dimensional representation of DSC PM built in COMSOL Multiphysics (draw mode). To left of dashed black line, top substrate is hidden from view. Cu (dark orange) and AlN (blue) layers are highlighted. Electronic devices (SiC MOSFETs) are drawn in green. Picture is not to scale with one in Figure 1, as SSC PMs are typically bigger than DSCs.

Regardless of the technology, the thickness of the layers composing the assemblies plays a significant role in defining the PM's electrical, mechanical, and thermal ratings [18]; ref. [19] thoroughly describes the link between material thickness and thermal resistance, also subdividing the latter into its convective and conductive contributions. It is also worth noting that thicker Cu layers (for both the baseplate and DBC) are beneficial to the mechanical ruggedness; in addition, undesired effects, such as partial discharge [20] and dielectric breakdown, are pushed to higher operating voltages with thicker ceramic sheets [6].

### 3. Methodology

#### 3.1. Methods

To quantify  $PM_{cost}$ ,  $R_{TH}$ , and  $\tau$ , highly detailed 3D FEM thermal-only simulations were run in COMSOL Multiphysics on exact replicas of the PMs described above. The thermal problem was set by placing the heat source (HS) on the top surface of one of the

dies, as this corresponds to the channel region of SiC MOSFETs where most of the power is dissipated. The sensing surface coincided with the HS. The 3D models were built by means of an *in-house* routine, relying on the *livelink* between MATLAB (9.14) and COMSOL. It is explained as follows:

- (i) A 2D footprint of each layer composing the assemblies was imported into COMSOL and extruded into the 3rd dimension;
- (ii) Material properties were assigned to each domain, also considering the temperature dependence of thermal conductivities [21,22];
- (iii) The domains were discretized into a tetrahedral mesh;
- (iv) Boundary conditions (BCs) were assigned to the bottom surface, and to the top and bottom surfaces, in SSC and DSC PMs, respectively;
- (v) A dissipated power step was set on the HS, and the initial temperature of the domains was set to the ambient temperature,  $T_{amb}$  [K];
- (vi) A thermal-only dynamic simulation was conducted.

As far as the BCs are concerned, the cooling surfaces (CSs) were modeled with a heat transfer coefficient  $h$  [ $\text{W}/\text{m}^2\text{K}$ ], the value of which was set at  $10^4$  and  $10^6$   $\text{W}/\text{m}^2\text{K}$  to emulate a passive heatsink and a forced liquid system, respectively. Such values were chosen as they fall within a range of practical interest [19], but they were not intended to exactly model the two cooling scenarios, which would require computational fluid-dynamics simulations; nonetheless, they were useful in evaluating relevant figures of merit in the two cases. The remaining external surfaces were set as adiabatic, and  $T_{amb}$  was set to the reference temperature,  $T_0 = 300$  K. In the COMSOL Multiphysics environment, the following equation is solved for both the space and time variables:

$$\rho \cdot c_p \cdot \frac{\partial T}{\partial t} + \nabla \cdot (-k \cdot \nabla T) = Q \quad (1)$$

where  $k$ ,  $c_p$ , and  $\rho$  are the material thermal properties,  $T$  is the temperature distribution, and  $Q$  is the dissipated power density. Convective BCs were applied to CSs in the numerical environment, that is, the following condition was imposed:

$$q_0 = h \cdot (T_{amb} - T) \quad (2)$$


where  $h$ ,  $T_{amb}$ , and  $T$  have their customary meaning, and  $q_0$  is the magnitude of the outgoing flux, defined as follows:

$$q_0 = -\vec{n} \cdot \vec{q} \quad (3)$$


with  $\vec{n}$  and  $\vec{q}$  being the unit vectors normal to the surface and to the total flux [ $\text{W}/\text{m}^2$ ], respectively. Finally, adiabatic BCs—applied on all remaining external surfaces—made use of the following condition:

$$q_0 = 0 \quad (4)$$

More than 200 thermal-only dynamic simulations were automatically carried out to by varying geometrical, technological, and cooling features; more specifically, the thicknesses of the baseplate ( $t_{baseplate}$ , [m]) and DBC layers ( $t_{Cu}$ , [m], and  $t_{AlN}$ , [m]) spanned the ranges of practical interest specified in Section 4. Figures 3 and 4 schematically depict the cross-sections of PMs, highlighting (i) the BCs on the CSs and (ii) the thicknesses involved in the parametric investigation.




**Figure 3.** Schematic cross-section of SSC PM under investigation: heat source and cooling surfaces are highlighted by red and blue lines, respectively; thicknesses of baseplate and DBC layers are also evidenced.




**Figure 4.** Schematic cross-section of DSC PM under investigation: heat source and cooling surfaces are highlighted by red and blue lines, respectively; thicknesses of baseplate and DBC layers are also evidenced.

### 3.2. Mesh- and Grid-Independence Analysis


A smart meshing strategy was conceived in order to optimize the trade-off between simulation accuracy and computational efforts. More specifically, finer (coarser) grids were used near to (far from) the active areas, as shown in Figures 5 and 6. The number of tetrahedra was chosen after a mesh-independence analysis conducted on both structures, reported in Figure 7. On average, the number of tetrahedra was ~475 k (~700 k) for the SSC (DSC) structure. Dynamic simulations were run on a PC equipped with an Intel Core i9-10900 CPU and a 16 GB RAM, and the average CPU time for a single simulation turned out to be ~20 min.



**Figure 5.** Three-dimensional representation of tetrahedral grid in SSC PM built in COMSOL Multiphysics (mesh mode).



**Figure 6.** Three-dimensional representation of tetrahedral grid in DSC PM built in COMSOL Multiphysics (mesh mode).



**Figure 7.** Grid independence analysis conducted on SSC and DSC PMs; average values of  $t_{Cu}$ ,  $t_{AlN}$ , and  $t_{baseplate}$  were considered. Dashed lines highlight number of tetrahedra chosen for investigation.

### 3.3. Materials

The thermal conductivity at  $T = T_0$ ,  $k$ , heat capacity,  $c_p$ , density,  $\rho$ , and nonlinear coefficients for the materials used in this work are listed in Table 1.

**Table 1.** Parameter values for PM materials used in this work.

Material	$k(T_0)$ [W/m·K]	$c_p$ [J/kg·K]	$\rho$ [kg/m <sup>3</sup> ]	$\alpha$	$\beta$ [W/m·K <sup>2</sup> ]
SiC	370	690	3211	1.29	-
AlN	150	748	3230	1.84	-
Al	200	905	2707	-	$2.1 \cdot 10^{-2}$
Cu	398	384	8954	-	$5.2 \cdot 10^{-2}$
SnAg (solder)	57	220	7500	-	$2.0 \cdot 10^{-2}$
insulator	0.29	1624	1024	constant $k$	

In the numerical environment, the temperature dependence of thermal conductivities was taken into consideration with the following power and linear laws:

$$k(T) = k(T_0) \left( \frac{T}{T_0} \right)^{-\alpha} \quad (5)$$

$$k(T) = k(T_0) - \beta \cdot (T - T_0) \quad (6)$$

The total cost of the PM was identified as the cost of the materials needed to assemble the DBC (Cu and ceramic AlN) and the baseplate in the SSC variant (Cu), since they typically represent most of the  $PM_{cost}$  [23]. The AlN and Cu prices per unit volume [\$/cm<sup>3</sup>] were identified through a survey on specialized ceramic vendors' websites [24–27] and stock market quotations for Cu [28]. It must be noted that, concerning the price of AlN, sheets' prices increase with their thickness; for this study, an average price of 15 \$/cm<sup>3</sup> was evaluated and adopted for AlN, whereas a market quotation of 0.09 \$/cm<sup>3</sup> was assessed for Cu.


## 4. Results

The results from the parametric analyses are reported in this Section. In order to define appropriate figures of merit to compare  $R_{TH}$  and  $\tau$  in all investigated cases, it is worth stating their definitions. Figure 8 reports a simple representation of the thermal impedance

$Z_{TH}(t)$  [K/W], as can be extracted with numerical tools or by experiments according to the following formula:

$$Z_{TH}(t) = \frac{T(t) - T_{amb}}{P_D} \quad (7)$$


where  $T(t)$  is the temperature waveform, spatially averaged over the sensing region, and  $P_D$  is the magnitude of the power step applied to the heat source. The thermal resistance  $R_{TH}$  is represented by the steady-state value of  $Z_{TH}(t)$ . The thermal time constant  $\tau$  (a parameter that is widely used in academia [16] and industry [29,30]) is defined as the time instant at which  $Z_{TH}(\tau) = (1 - 1/e) \cdot R_{TH}$ ;  $\tau$  provides an indication of how quickly the assembly heats up to a significant percentage (~63%) of its steady-state temperature.



**Figure 8.** Schematic depiction of thermal impedance  $Z_{TH}(t)$  vs. time waveform, with thermal time constant  $\tau$ ,  $Z_{TH}(t = \tau)$ , and steady-state  $R_{TH} = Z_{TH}(t \rightarrow \infty)$  values highlighted.

#### 4.1. Parametric Analysis for SSC Baseplate

To study the impact of baseplate thickness on the thermal metrics, 18 dynamic thermal simulations were carried out, according to the above methodology, on the SSC replica in the FEM environment. Figure 9 reports the SSC thermal impedances  $Z_{TH}$  vs. time, while Figure 10 shows  $R_{TH}$  and  $\tau$  vs.  $PM_{cost}$  by varying  $t_{baseplate}$  in the range of 2–4 mm.




**Figure 9.** Results of parametric analysis conducted on SSC PM in COMSOL Multiphysics by varying  $t_{baseplate}$  in range of 2–4 mm: thermal impedance  $Z_{TH}$  vs. time with  $h = 10^4$  W/m<sup>2</sup> (red lines) and  $h = 10^6$  W/m<sup>2</sup> (blue lines), representing passive heatsink and forced liquid cooling, respectively.

The following observations can be made:

- In the case of passive heatsink, increasing the baseplate thickness has a beneficial influence on the device's static thermal behavior. Thicker baseplates promote heat spreading, which takes place to reduce the conductive (by virtue of the larger average cross-section of the heat flux) and the convective (thanks to the wider effective area of heat exchange on the baseplate's bottom surface) contributions to  $R_{TH}$ . As a result, an  $R_{TH}$  decrease of ~11.5% was quantified.
- Conversely, with the more efficient forced liquid cooling, the  $R_{TH}$  increases with  $t_{baseplate}$  by approximately 9.6%, leading to opposite behaviors to those seen with passive heatsink cooling. This can be explained as follows: if high-performing cooling

systems are employed, the CSs become more and more efficient in terms of heat exchange. This means that the heat is not encouraged to spread as much as in the case of passive heatsinks (the heat spreading becomes less necessary). Therefore, in this case, a thinner baseplate is preferred, as it minimizes the distance between the HS and the CS.

- Moving from a passive heatsink to liquid cooling has a significant impact on  $\tau$  values, that is, they decrease by a higher order of magnitude; in addition, the  $\tau$  vs.  $PM_{cost}$  slope is much higher in the passive heatsink case, where heat spreading mechanisms are incentivized by thicker baseplates and, hence, the equivalent thermal capacity associated with the assembly increases.




**Figure 10.** Results of parametric analysis conducted on SSC PM in COMSOL Multiphysics by varying  $t_{baseplate}$  in range of 2–4 mm: (a) thermal resistance  $R_{TH}$  and (b) thermal time constant  $\tau$  vs.  $PM_{cost}$  with  $h = 10^4$  W/m<sup>2</sup> (red squares) and  $h = 10^6$  W/m<sup>2</sup> (blue squares).

It is also worth noting that  $R_{TH}$ , in both cases, shows saturation at higher  $t_{baseplate}$  values, whereas thermal time constants have a linear behavior in the investigated  $t_{baseplate}$  range, with no saturation.

#### 4.2. Parametric Analysis for DBC Substrate in SSC and DSC PMs

A second set of simulations was devoted to evaluating the influence of DBC substrates on thermal metrics. Figure 11 reports  $R_{TH}$  vs.  $PM_{cost}$  in SSC PMs with passive heatsink (Figure 11a) and forced liquid cooling (Figure 11b), employing DBC substrates with  $t_{Cu}$  and  $t_{AlN}$  spanning the ranges 0.15–0.55 mm and 0.336–0.936 mm, respectively.




**Figure 11.** Simulation results of parametric analysis involving  $t_{Cu}$  and  $t_{AlN}$  spanning ranges 0.15–0.55 mm and 0.336–0.936 mm, respectively: device thermal resistance  $R_{TH}$  vs.  $PM_{cost}$  in SSC PMs employing (a) passive heatsink and (b) forced liquid cooling.

The following observations can be made:

- $PM_{\text{cost}}$  increases with both  $t_{\text{Cu}}$  and  $t_{\text{AlN}}$ ; however, due to the high cost of ceramic, it is always less expensive to employ thicker Cu layers rather than AlN ones.
- The beneficial effect of using forced liquid cooling was quantified, resulting in an average decrease of  $\sim 33\%$  in the  $R_{\text{TH}}$  of devices embedded in SSC PMs; such a decrease is mainly due to the convective contribution of the junction-to-ambient  $R_{\text{TH}}$ , which steeply decreases at high  $h$  values.

Regardless of the BC, thicker Cu layers are more convenient from a thermal point of view, whereas thicker AlN sheets are detrimental to  $R_{\text{TH}}$ . This opposite behavior can be explained as follows: as shown in Table 1, both materials can be considered heat conductors, even if Cu has a higher  $k$  than AlN. Hence, between the two layers, heat spreading mechanisms are incentivized in the more conductive Cu baseplate, and thicker ceramic sheets only increase the conductive portion of the total  $R_{\text{TH}}$  [19]. Figure 12 reports  $\tau$  vs.  $PM_{\text{cost}}$  in SSC PMs with passive heatsink (Figure 12a) and forced liquid cooling (Figure 12b), with embedded DBC substrates with  $t_{\text{Cu}}$  and  $t_{\text{AlN}}$  spanning the ranges 0.15–0.55 mm and 0.336–0.936 mm. It can be inferred that  $\tau$  increases with thicker layers (that is, with more volume invested by the heat flux) in the case of forced liquid cooling, while it decreases if passive heatsinks are employed. The latter counterintuitive phenomenon happens in SSC PMs for the following reason. Poor cooling efficiency, as already pointed out above, encourages heat spreading mechanisms. If thin AlN layers are embedded in the PM, such heat spreading happens in the thick Cu baseplate, where  $\rho \cdot c_p \approx 3.5 \cdot 10^6 \text{ J/K} \cdot \text{m}^3$ ; on the other hand, by increasing  $t_{\text{AlN}}$ , the heat spreading mechanisms migrate to the ceramic layer, where  $\rho \cdot c_p \approx 2.5 \cdot 10^6 \text{ J/K} \cdot \text{m}^3$ . Since  $\tau$  is proportional to such a product, having thicker AlN sheets affects this parameter (as well as the overall thermal capacity).




**Figure 12.** Simulation results of parametric analysis involving  $t_{\text{Cu}}$  and  $t_{\text{AlN}}$  spanning ranges 0.15–0.55 mm and 0.336–0.936 mm, respectively: device thermal time constant  $\tau$  vs.  $PM_{\text{cost}}$  in SSC PMs employing (a) passive heatsink and (b) forced liquid cooling.

With regard to the DSC PM,  $R_{\text{TH}}$  vs.  $PM_{\text{cost}}$  is reported in Figure 13. More specifically, the results obtained with passive heatsink and forced liquid cooling are shown in Figure 13a and b, respectively. The same ranges of  $t_{\text{Cu}}$  and  $t_{\text{AlN}}$  used above were analyzed. The following observations can be made:

- Differently from SSC PMs, DBC substrates are responsible for the heat spreading action in DSC assemblies, since there is no thick baseplate serving this specific purpose. This is evident when considering the large spread in  $R_{\text{TH}}$  values obtained in the case


of passive heatsink cooling, where heat spreading mechanisms are incentivized. Here, increasing  $t_{Cu}$  and  $t_{AlN}$  has a significant and beneficial impact on the overall  $R_{TH}$ .

- On the contrary, when forced liquid cooling is employed,  $R_{TH}$  is dominated by its conductive contribution [31], and thicker layers have a detrimental effect. As a general rule, as long as the BCs are not restricting the outgoing heat flux (that is, at high  $h$  values), the conductive contribution given by thermally resistive layers becomes the limiting factor in reducing the overall  $R_{TH}$ .



**Figure 13.** Simulation results of parametric analysis involving  $t_{Cu}$  and  $t_{AlN}$  spanning ranges 0.15–0.55 mm and 0.336–0.936 mm, respectively: device thermal resistance  $R_{TH}$  vs.  $PM_{cost}$  in DSC PMs employing (a) passive heatsink and (b) forced liquid cooling.

Figure 14 reports  $\tau$  vs.  $PM_{cost}$ , showing all combinations of  $t_{Cu}$ ,  $t_{AlN}$ , passive heatsink, and forced liquid cooling conditions. In this case, the dynamic response of the assembly becomes slower as the AlN and Cu layer thicknesses increase. It is also worth noting that the  $\tau$  values in the SSC and DSC PMs with  $h = 10^4$  W/m<sup>2</sup>K are comparable, while the SSC PM has a higher thermal inertia than the DSC counterpart when forced liquid cooling conditions are applied.



**Figure 14.** Simulation results of parametric analysis involving  $t_{Cu}$  and  $t_{AlN}$  spanning ranges 0.15–0.55 mm and 0.336–0.936 mm, respectively: device thermal time constant  $\tau$  vs.  $PM_{cost}$  in DSC PMs employing (a) passive heatsink and (b) forced liquid cooling.

#### 4.3. Static and Dynamic Cost-Impacted Thermal FOMs

In the following subsection, three FOMs are defined and quantified in the  $t_{Cu}$ ,  $t_{AlN}$ , and  $h$  ranges used in the above investigation:

- $FOM_{ST}$  [W/K\$] is defined as

$$FOM_{ST} = \frac{1}{R_{TH} \cdot PM_{cost}} \quad (8)$$

where  $R_{TH}$  and  $PM_{cost}$  are a function of  $t_{Cu}$  and  $t_{AlN}$ . This formula weighs the improvements in  $R_{TH}$  against the cost of the assembly: for both parameters, the lower the value, the better.

- $FOM_{DYN1}$  [s/\$] and  $FOM_{DYN2}$  [1/s\$] are defined to assess and quantify the thermal behavior of devices in terms of dynamic performance and cost:

$$FOM_{DYN1} = \frac{\tau}{PM_{cost}} \quad (9)$$


$$FOM_{DYN2} = \frac{1}{\tau \cdot PM_{cost}} \quad (10)$$

where  $\tau$  and  $PM_{cost}$  are a function of  $t_{Cu}$  and  $t_{AlN}$ . The choice between  $FOM_{DYN1}$  and  $FOM_{DYN2}$  largely depends on the designer's goal and on the application environment of the specific assembly.  $FOM_{DYN1}$  promotes high  $\tau$  values, which is the ideal choice if designers are aiming to improve device ruggedness against failure events such as short-circuit, clamped, and unclamped inductive switching events [32,33]. Under these circumstances, devices undertake a large amount of dissipated power, and they fail due to their temperature rapidly rising: the higher the  $\tau$  value, the slower the rate at which the device approaches its failure. On the other hand, designers should rely on  $FOM_{DYN2}$  if the reliability of the application is not their main concern. Since the design of power circuits is typically aimed at optimizing the electrothermal periodic steady state (or limit cycle), reaching this regime sooner is preferable, meaning that lower  $\tau$  values are favored.


A reference  $t_{Cu}$  and  $t_{AlN}$  combination was set ( $t_{Cu} = 0.35$  mm,  $t_{AlN} = 0.636$  mm), and the percentage variations of  $FOM_{ST}$ ,  $FOM_{DYN1}$ , and  $FOM_{DYN2}$ —with respect to the reference case—were evaluated, and are shown in Figures 15 and 16. The following can be noted:

- It is always convenient to design PMs in the low- $t_{AlN}$  corner, since AlN is the most expensive material, and it negatively (and significantly) impacts on all three FOMs; indeed, the worst design choice is represented by PMs with thick AlN sheets, regardless of  $t_{Cu}$ . It must be noted that the ceramic thickness must ensure compliance with electrical ruggedness specifications, where a thicker ceramic layer is generally preferable [34]. Therefore, designers should choose the minimum thickness within the range that meets this requirement.
- Focusing on the  $FOM_{ST}$ , designs with  $t_{AlN} = 0.336$  mm can still be improved with appropriate  $t_{Cu}$  choices. More specifically, the low Cu cost makes thicker Cu sheets almost always convenient, except for in the case of forced liquid cooled DSC PMs. In this latter case, there is no need for heat spreading, and the thinner the assembly, the better.
- Regarding dynamic FOMs, it is confirmed that designs with the lowest  $t_{AlN}$  value perform better. However, two different corners are preferred, depending on the FOM: a design based on  $FOM_{DYN1}$  ( $FOM_{DYN2}$ ) should make use of thicker (thinner) Cu

layers, that is, the PM should belong to the upper-left (bottom-left) corner of the colormaps shown in Figures 15 and 16.



**Figure 15.** SSC PM under passive heatsink (top) and forced liquid (bottom) cooling conditions: percentage variations in FOM<sub>ST</sub>, FOM<sub>DYN1</sub>, and FOM<sub>DYN2</sub> with respect to same FOMs evaluated in reference case ( $t_{Cu} = 0.35$  mm,  $t_{AIN} = 0.636$  mm).



**Figure 16.** DSC PM under passive heatsink (top) and forced liquid (bottom) cooling conditions: percentage variations in FOM<sub>ST</sub>, FOM<sub>DYN1</sub>, and FOM<sub>DYN2</sub> with respect to same FOMs evaluated in reference case ( $t_{Cu} = 0.35$  mm,  $t_{AIN} = 0.636$  mm).

## 5. Conclusions

In this work, state-of-the-art power modules have been studied using 3D thermal FEM simulations in COMSOL Multiphysics. Specifically, the trade-off between key static and dynamic thermal metrics—such as the thermal resistance and thermal time constant—of devices within these assemblies has been thoroughly investigated, along with the overall power module cost. The evaluation of the cost was focused on the most expensive layers of the assembly, namely, the copper and ceramic sheets adopted in the baseplate and DBC substrates. Numerical simulations have been performed by varying the thicknesses of their layers in a practical range, quantifying their impact on thermal resistance ( $R_{TH}$ ), the thermal time constant ( $\tau$ ), and module cost ( $PM_{cost}$ ) under two distinct cooling conditions: passive heatsink and forced liquid. To assist designers in quantifying the impact of their design choices on thermal performance, three figures of merit (FOMs) were developed and evaluated across different design variants. These figures of merit integrate both static and dynamic thermal performance with cost considerations; they provide practical, intuitive guidelines for optimizing thermal management in power modules.

The results clearly demonstrate that increasing the thickness of the copper layer consistently improves thermal performance, with a lower cost compared to thicker ceramic sheets. Furthermore, the effects of varying copper and ceramic thicknesses are more pronounced under less efficient cooling conditions, highlighting the critical role of material selection in thermal management. These findings have been supported by a physical explanation based on heat-spreading mechanisms. Overall, the use of FOMs has been proven to be an invaluable tool for power module designers, offering clear and actionable insights that facilitate the development of more efficient and cost-effective thermal designs. This work provides a solid foundation for further optimization in power module design, ensuring both high performance and cost-efficiency in the PM technologies under investigation.

**Author Contributions:** Conceptualization, C.S. and A.P.C.; Methodology, C.S. and A.P.C.; Software, C.S. and A.P.C.; Validation, C.S. and A.P.C.; Formal analysis, C.S. and A.P.C.; Investigation, C.S. and A.P.C.; Resources, C.S. and A.P.C.; Data curation, C.S. and A.P.C.; Writing—original draft, C.S. and A.P.C.; Writing—review & editing, C.S., A.P.C. and V.d.; Visualization, C.S., A.P.C., L.C., A.C. and V.d.; Supervision, L.C., A.C. and V.d.; Project administration, V.d.; Funding acquisition, V.d. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Data Availability Statement:** Dataset available on request from the authors. The raw data supporting the conclusions of this article will be made available by the authors on request.

**Acknowledgments:** This study was carried out within the NEST—Network 4 Energy Sustainable Transition (D.D. 1243 02/08/2022, PE00000021), and received funding under the National Recovery and Resilience Plan (NRRP), Mission 4 Component 2 Investment 1.3, funded by the European Union—NextGenerationEU.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Chen, Z.; Huang, A.Q. High Performance SiC Power Module Based on Repackaging of Discrete SiC Devices. *IEEE Trans. Power Electron.* **2023**, *38*, 9306–9310. [[CrossRef](#)]
2. Lee, H.; Smet, V.; Tummala, R. A Review of SiC Power Module Packaging Technologies: Challenges, Advances, and Emerging Issues. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 239–255. [[CrossRef](#)]
3. Yang, Y.; Dorn-Gomba, L.; Rodriguez, R.; Mak, C.; Emadi, A. Automotive Power Module Packaging: Current Status and Future Trends. *IEEE Access* **2020**, *8*, 160126–160144. [[CrossRef](#)]
4. Popok, V.N.; Pedersen, K.B.; Kristensen, P.K.; Pedersen, K. Comprehensive Physical Analysis of Bond Wire Interfaces in Power Modules. *Microelectron. Reliab.* **2016**, *58*, 58–64. [[CrossRef](#)]

5. Tsai, C.-C.; Liao, L.-L.; Su, Y.-F.; Hung, T.-Y.; Chiang, K.-N. Reliability Analysis of Copper Bump Interconnection in Double-Sided Power Module. In Proceedings of the 2015 16th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems, Budapest, Hungary, 19–22 April 2015; pp. 1–4.
6. Scognamiglio, C.; Catalano, A.P.; Castellazzi, A.; d’Alessandro, V. Numerical Analysis of the Thermal Impact of Ceramic Materials in Double-Sided Cooled Power Modules. In Proceedings of the 2020 26th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC), Berlin, Germany, 14 September–9 October 2020; pp. 1–5.
7. COMSOL AB. *COMSOL Multiphysics User’s Guide, Release 5.3A*; COMSOL AB: Stockholm, Sweden, 2018.
8. Li, X.; Li, D.; Qi, F.; Packwood, M.; Luo, H.; Wang, Y.; Dai, X.; Luo, H.; Liu, G. EM-Electrothermal Analysis of Semiconductor Power Modules. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2019**, *9*, 1495–1503. [[CrossRef](#)]
9. Yun, C.-S.; Malberti, P.; Ciappa, M.; Fichtner, W. Thermal Component Model for Electrothermal Analysis of IGBT Module Systems. *IEEE Trans. Adv. Packag.* **2001**, *24*, 401–406. [[CrossRef](#)]
10. Ning, P.; Liang, Z.; Wang, F. Power Module and Cooling System Thermal Performance Evaluation for HEV Application. *IEEE J. Emerg. Sel. Top. Power Electron.* **2014**, *2*, 487–495. [[CrossRef](#)]
11. Calabretta, M.; Sitta, A.; Oliveri, S.M.; Sequenzia, G. Silicon Carbide Multi-Chip Power Module for Traction Inverter Applications: Thermal Characterization and Modeling. *IEEE Access* **2021**, *9*, 76307–76314. [[CrossRef](#)]
12. Wang, L.; Malcolm, D.; Liu, W.; Liu, Y.-F. Thermal Analysis of a Magnetic Packaged Power Module. In Proceedings of the 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, 20–24 March 2016; pp. 2095–2101.
13. Tang, G.; Wai, L.C.; Boon Lim, S.; Lau, B.L.; Kazunori, Y.; Zhang, X.W. Thermal Analysis, Characterization and Material Selection for SiC Device Based Intelligent Power Module (IPM). In Proceedings of the 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 3–30 June 2020; pp. 2078–2085.
14. Khatir, Z.; Lefebvre, S. Thermal Analysis of High Power IGBT Modules. In Proceedings of the 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), Toulouse, France, 22–25 May 2000; pp. 271–274.
15. Shahjalal, M.; Shams, T.; Hossain, S.B.; Rishad Ahmed, M.; Ahsan, M.; Haider, J.; Goswami, R.; Alam, S.B.; Iqbal, A. Thermal Analysis of Si-IGBT Based Power Electronic Modules in 50kW Traction Inverter Application. *e-Prime Adv. Electr. Eng. Electron. Energy* **2023**, *3*, 100112. [[CrossRef](#)]
16. Ozalas, M.T. The Impact of Electro-Thermal Coupling on HBT Power Amplifiers. In Proceedings of the 2014 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), La Jolla, CA, USA, 19–22 October 2014; pp. 1–4.
17. Scognamiglio, C.; Catalano, A.P.; Codecasa, L.; Castellazzi, A.; d’Alessandro, V. Numerical Investigation on the Thermal Resistance and Assembly Cost in SSC and DSC Power Modules. In Proceedings of the 2024 30th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC), Toulouse, France, 25–27 September 2024; pp. 1–4.
18. Shamma, N.Y.A. Present Problems of Power Module Packaging Technology. *Microelectron. Reliab.* **2003**, *43*, 519–527. [[CrossRef](#)]
19. Catalano, A.P.; Scognamiglio, C.; d’Alessandro, V.; Castellazzi, A. Numerical Simulation and Analytical Modeling of the Thermal Behavior of Single- and Double-Sided Cooled Power Modules. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2020**, *10*, 1446–1453. [[CrossRef](#)]
20. Lebey, T.; Malec, D.; Dinculescu, S.; Costan, V.; Breit, F.; Dutarde, E. Partial Discharges Phenomenon in High Voltage Power Modules. *IEEE Trans. Dielectr. Electr. Insul.* **2006**, *13*, 810–819. [[CrossRef](#)]
21. Palankovski, V.; Quay, R. *Analysis and Simulation of Heterostructure Devices*; Computational Microelectronics; Springer: Vienna, Austria, 2004; ISBN 978-3-7091-7193-6.
22. Lienhard, J.H., IV; Lienhard, J.H., V. *A Heat Transfer Textbook*, 3rd ed.; Phlogiston Press: Cambridge, MA, USA, 2008.
23. Yole Intelligence. *Status of the Power Module Packaging Industry 2023 Report*; Yole Intelligence: Lyon, France, 2023.
24. Good-Fellow AlN Manufacturer Website. Available online: <https://www.goodfellow.com/eu/aluminium-nitride-sheet-group> (accessed on 1 February 2025).
25. Sigma-Aldrich AlN Manufacturer Website. Available online: <https://www.sigmaaldrich.com/US/en/product/aldrich/gf43729803> (accessed on 1 February 2025).
26. Ortech-Ceramics AlN Manufacturer Website. Available online: <https://www.ortechceramics.com/products/uncategorized/aluminum-nitride-substrate/> (accessed on 1 February 2025).
27. McMaster AlN Manufacturer Website. Available online: <https://www.mcmaster.com/products/aluminum-nitride> (accessed on 1 February 2025).
28. Stock Quotation of Cu. Available online: <https://www.marketindex.com.au/copper> (accessed on 1 February 2025).
29. Ketchen, M.B.; Xiu, K.; Bhushan, M. Measurement of Thermal Time Constant in 65-Nm PD-SOI Technology with Sub-Ns Resolution. In Proceedings of the 2007 IEEE International SOI Conference, Indian Wells, CA, USA, 1–4 October 2007; pp. 53–54.
30. Mukhopadhyay, S.; Kundu, A.; Lee, Y.W.; Hsieh, H.D.; Huang, D.S.; Horng, J.J.; Chen, T.H.; Lee, J.H.; Tsai, Y.S.; Lin, C.K.; et al. An Unique Methodology to Estimate The Thermal Time Constant and Dynamic Self Heating Impact for Accurate Reliability Evaluation in Advanced FinFET Technologies. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 17.4.1–17.4.4.

31. Catalano, A.P.; Scognamillo, C.; Castellazzi, A.; Codecasa, L.; d'Alessandro, V. Study of the Thermal Behavior of Double-Sided Cooled Power Modules. In Proceedings of the 2021 27th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC), Berlin, Germany, 23 September 2021; pp. 1–5.
32. Yao, K.; Yano, H.; Tadano, H.; Iwamuro, N. Investigations of SiC MOSFET Short-Circuit Failure Mechanisms Using Electrical, Thermal, and Mechanical Stress Analyses. *IEEE Trans. Electron Devices* **2020**, *67*, 4328–4334. [[CrossRef](#)]
33. Ren, N.; Wang, K.L.; Wu, J.; Xu, H.; Sheng, K. Failure Mechanism Analysis of SiC MOSFETs in Unclamped Inductive Switching Conditions. In Proceedings of the 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), Shanghai, China, 19–23 May 2019; pp. 183–186.
34. Scognamillo, C.; Catalano, A.P.; Lasserre, P.; Duchesne, C.; d'Alessandro, V.; Castellazzi, A. Combined Experimental-FEM Investigation of Electrical Ruggedness in Double-Sided Cooled Power Modules. *Microelectron. Reliab.* **2020**, *114*, 113742. [[CrossRef](#)]

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.