The design of self-checking circuits through output encoding finds a bottleneck in the realization of the network so that each fault produces only detectable errors. New conditions are defined for identifying the set of gates that, if faulty, cause undetectable errors, taking into account AUED codes (Berger and m-out-of-n) and the Parity code, for a reduction of the re-design of the circuit and, consequently, of costs.

Conditions for the design of circuits with concurrent error detection properties

BOLCHINI, CRISTIANA;SALICE, FABIO;SCIUTO, DONATELLA
1997-01-01

Abstract

The design of self-checking circuits through output encoding finds a bottleneck in the realization of the network so that each fault produces only detectable errors. New conditions are defined for identifying the set of gates that, if faulty, cause undetectable errors, taking into account AUED codes (Berger and m-out-of-n) and the Parity code, for a reduction of the re-design of the circuit and, consequently, of costs.
1997
Proc. IEEE Int. Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97
078033583X
File in questo prodotto:
File Dimensione Formato  
00612892.pdf

Accesso riservato

: Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione 444.94 kB
Formato Adobe PDF
444.94 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/654962
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 1
social impact