This paper addresses the problem of estimating cost and development effort of a system, starting from its complete or partial high-level description. In addition, some modifications to evaluate the cost-effectiveness of reusing VHDL-based designs, are presented. The proposed approach has been formalized using an approach similar to the COCOMO analysis strategy, enhanced by a project size prediction methodology based on a VHDL function point metric. The proposed design size estimation methodology has been validated through a significant benchmark, the LEON-1 microprocessor, whose VHDL description is of public domain.
Development Cost and Size Estimation Starting from High-Level Specifications
FORNACIARI, WILLIAM;SALICE, FABIO
2001-01-01
Abstract
This paper addresses the problem of estimating cost and development effort of a system, starting from its complete or partial high-level description. In addition, some modifications to evaluate the cost-effectiveness of reusing VHDL-based designs, are presented. The proposed approach has been formalized using an approach similar to the COCOMO analysis strategy, enhanced by a project size prediction methodology based on a VHDL function point metric. The proposed design size estimation methodology has been validated through a significant benchmark, the LEON-1 microprocessor, whose VHDL description is of public domain.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
codes2001.pdf
Accesso riservato
Descrizione: camera ready
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
609.99 kB
Formato
Adobe PDF
|
609.99 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.