We propose a retargetable architecture, based on a multicluster VLIW processor that can exploit either instruction level parallelism (ILP) or ILP and data level parallelism (DLP) jointly in a SIMD fashion. Simulation results show that performances may increase significantly when the application is compiled for the proposed architecture.
SIMD extension to VLIW multicluster processors for embedded application
BARRETTA, DOMENICO;FORNACIARI, WILLIAM;SAMI, MARIAGIOVANNA
2002-01-01
Abstract
We propose a retargetable architecture, based on a multicluster VLIW processor that can exploit either instruction level parallelism (ILP) or ILP and data level parallelism (DLP) jointly in a SIMD fashion. Simulation results show that performances may increase significantly when the application is compiled for the proposed architecture.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
simd2002.pdf
Accesso riservato
Descrizione: camera ready
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
234.03 kB
Formato
Adobe PDF
|
234.03 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
