Sfoglia per Autore  

Opzioni
Mostrati risultati da 101 a 150 di 174
Titolo Data di pubblicazione Autori File
A design methodology to implement memory accesses in High-Level Synthesis 1-gen-2011 PILATO, CHRISTIANFERRANDI, FABRIZIOSCIUTO, DONATELLA
Evaluating Static CMOS Complex Cells in Technology Mapping 1-gen-2011 PILATO, CHRISTIANFERRANDI, FABRIZIO +
The hArtes CarLab: A New Approach to Advanced Algorithms Development for Automotive Audio 1-gen-2011 PILATO, CHRISTIANFERRANDI, FABRIZIO +
Guest Editorial Special Section on Embedded Reconfigurable Computing Systems 1-gen-2011 FERRANDI, FABRIZIO +
SYNAPTIC Project: Regularity Applied to Enhance Manufacturability and Yield at Several Abstraction Levels 1-gen-2011 FERRANDI, FABRIZIOPILATO, CHRISTIAN +
Instructions activating conditions for hardware-based auto-scheduling 1-gen-2012 LOVERGINE, SILVIAFERRANDI, FABRIZIO
Extensions of the hArtes Tool Chain 1-gen-2012 FERRANDI, FABRIZIOPILATO, CHRISTIANSCIUTO, DONATELLA +
Performance estimation of embedded software with confidence levels 1-gen-2012 LATTUADA, MARCOFERRANDI, FABRIZIO
Abstract: Speeding-Up Memory Intensive Applications through Adaptive Hardware Accelerators 1-gen-2012 FERRANDI, FABRIZIO +
In Car Audio 1-gen-2012 FERRANDI, FABRIZIOLATTUADA, MARCOPILATO, CHRISTIANSCIUTO, DONATELLA +
The hArtes Tool Chain 1-gen-2012 ANTOLA, ANNA MARIAFERRANDI, FABRIZIOLATTUADA, MARCOPILATO, CHRISTIANSCIUTO, DONATELLA +
Scheduling independent liveness analysis for register binding in high level synthesis 1-gen-2013 CASTELLANA, VITO GIOVANNIFERRANDI, FABRIZIO
Modeling pipelined application with Synchronous Data Flow graphs 1-gen-2013 LATTUADA, MARCOFERRANDI, FABRIZIO
Harnessing Adaptivity Analysis for the Automatic Design of Efficient Embedded and HPC Systems 1-gen-2013 LOVERGINE, SILVIAFERRANDI, FABRIZIO
Applications Acceleration through Adaptive Hardware Components 1-gen-2013 CASTELLANA, VITO GIOVANNIFERRANDI, FABRIZIO
YAPPA: A compiler-based parallelization framework for irregular applications on MPSoCs 1-gen-2013 LOVERGINE, SILVIATUMEO, ANTONINOVILLA, ORESTEFERRANDI, FABRIZIO
An automated flow for the High Level Synthesis of coarse grained parallel applications 1-gen-2013 CASTELLANA, VITO GIOVANNIFERRANDI, FABRIZIO
Dynamic AC-scheduling for hardware cores with unknown and uncertain information 1-gen-2013 LOVERGINE, SILVIAFERRANDI, FABRIZIO
Ant Colony Optimization for Mapping, Scheduling and Placing in Reconfigurable Systems 1-gen-2013 FERRANDI, FABRIZIOLANZI, PIER LUCAPILATO, CHRISTIANSCIUTO, DONATELLATUMEO, ANTONINO
Bambu: A Modular Framework for the High Level Synthesis of Memory-Intensive Applications 1-gen-2013 PILATO, CHRISTIANFERRANDI, FABRIZIO
High-level synthesis of memory bound and irregular parallel applications with Bambu 1-gen-2014 CASTELLANA, VITO GIOVANNITUMEO, ANTONINOFERRANDI, FABRIZIO
An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems 1-gen-2014 CASTELLANA, VITO GIOVANNIFERRANDI, FABRIZIO +
Exploiting Outer Loops Vectorization in High Level Synthesis 1-gen-2015 LATTUADA, MARCOFERRANDI, FABRIZIO
Code transformations based on speculative SDC scheduling 1-gen-2015 LATTUADA, MARCOFERRANDI, FABRIZIO
Function Proxies for Improved Resource Sharing in High Level Synthesis 1-gen-2015 CASTELLANA, VITO GIOVANNITUMEO, ANTONINOFERRANDI, FABRIZIO +
Modeling Resolution of Resources Contention in Synchronous Data Flow Graphs 1-gen-2015 LATTUADA, MARCOFERRANDI, FABRIZIO
Trace-based automated logical debugging for high-level synthesis generated circuits 1-gen-2015 FEZZARDI, PIETROFERRANDI, FABRIZIO +
High level synthesis of RDF queries for graph analytics 1-gen-2015 CASTELLANA, VITO GIOVANNITUMEO, ANTONINOLATTUADA, MARCOFERRANDI, FABRIZIO +
Inter-procedural resource sharing in High Level Synthesis through function proxies 1-gen-2015 CASTELLANA, VITO GIOVANNITUMEO, ANTONINOFERRANDI, FABRIZIO +
Performance Estimation of Task Graphs Based on Path Profiling 1-gen-2015 LATTUADA, MARCOPILATO, CHRISTIANFERRANDI, FABRIZIO
Enabling the high level synthesis of data analytics accelerators 1-gen-2016 CASTELLANA, VITO GIOVANNITUMEO, ANTONINOLATTUADA, MARCOFERRANDI, FABRIZIO +
A dynamically scheduled architecture for the synthesis of graph methods 1-gen-2016 MINUTOLI, MARCOCASTELLANA, VITO GIOVANNITUMEO, ANTONINOLATTUADA, MARCOFERRANDI, FABRIZIO
Automated bug detection for pointers and memory accesses in High-Level Synthesis compilers 1-gen-2016 FEZZARDI, PIETROFERRANDI, FABRIZIO
Computer Assisted Design and Integration of FPGA Accelerators in Aerospace Systems 1-gen-2016 LATTUADA, MARCOFERRANDI, FABRIZIO +
Real-time considerations for rugged embedded systems 1-gen-2016 TUMEO, ANTONINOPALERMO, GIANLUCAMINUTOLI, MARCOCASTELLANA, VITO GIOVANNIFERRANDI, FABRIZIO +
A Dynamically Scheduled Architecture for the Synthesis of Graph Database Queries 1-gen-2016 CASTELLANA, VITO GIOVANNITUMEO, ANTONINOFERRANDI, FABRIZIOLATTUADA, MARCO +
Efficient synthesis of graph methods: a dynamically scheduled architecture 1-gen-2016 CASTELLANA, VITO GIOVANNITUMEO, ANTONINOLATTUADA, MARCOFERRANDI, FABRIZIO +
A Survey and Evaluation of FPGA High-Level Synthesis Tools 1-gen-2016 PILATO, CHRISTIANFERRANDI, FABRIZIO +
Considerations on the use of custom accelerators for big data analytics 1-gen-2017 Castellana, Vito GiovanniTumeo, AntoninoMinutoli, MarcoLattuada, MarcoFerrandi, Fabrizio
Using Efficient Path Profiling to Optimize Memory Consumption of On-Chip Debugging for High-Level Synthesis 1-gen-2017 FEZZARDI, PIETROLATTUADA, MARCOFERRANDI, FABRIZIO
Exploiting Vectorization in High Level Synthesis of Nested Irregular Loops 1-gen-2017 LATTUADA, MARCOFERRANDI, FABRIZIO
Enabling Automated Bug Detection for IP-based Designs using High-Level Synthesis 1-gen-2018 Pietro FezzardiChristian PilatoFabrizio Ferrandi
Data Transfers Analysis in Computer Assisted Design Flow of FPGA Accelerators for Aerospace Systems 1-gen-2018 LATTUADA, MARCOFERRANDI, FABRIZIO +
A Design Flow Engine for the Support of Customized Dynamic High Level Synthesis Flows 1-gen-2019 Marco LattuadaFabrizio Ferrandi
Software defined architectures for data analytics 1-gen-2019 Castellana, Vito GiovanniMinutoli, MarcoTumeo, AntoninoLattuada, MarcoFezzardi, PietroFerrandi, Fabrizio
Automated Bug Detection for High-level Synthesis of Multi-threaded Irregular Applications 1-gen-2020 Fezzardi, PietroFerrandi, Fabrizio
The scientific payload on-board the HERMES-TP and HERMES-SP CubeSat missions 1-gen-2020 Gandola, MassimoMele, FilippoBertuccio, GiuseppeBorghi, GiacomoLavagna, MichèleLunghi, PaoloAmarilli, FabrizioBechini, MicheleColagrossi, AndreaCurzel, SerenaFerrandi, FabrizioFiorito, MicheleOttolina, DanielePasquale, AndreaPiccinin, MargheritaPrinetto, JacopoScala, FrancescaSilvestrini, StefanoTroisi, IvanZanotti, Giovanni +
The HERMES-technologic and scientific pathfinder 1-gen-2020 Lavagna, MicheleLunghi, PaoloAmarilli, FabrizioBechini, MicheleBertuccio, GiuseppeColagrossi, AndreaCurzel, SerenaDilillo, GiuseppeFerrandi, FabrizioFiorito, MicheleGandola, MassimoMele, FilippoOttolina, DanielePasquale, AndreaPiccinin, MargheritaPrinetto, JacopoScala, FrancescaSilvestrini, StefanoTroisi, IvanZanotti, Giovanni +
Tensor Optimization for High-Level Synthesis Design Flows 1-gen-2020 Ferrandi, Fabrizio +
Timing techniques applied to distributed modular high-energy astronomy: The HERMES project 1-gen-2020 Lavagna M.Lunghi P.Amarilli F.Bechini M.Bertuccio G.Colagrossi A.Curzel S.Ferrandi F.Fiorito M.Gandola M.Mele F.Ottolina D.Pasquale A.Piccinin M.Prinetto J.Scala F.Silvestrini S.Troisi I.Zanotti G. +
Mostrati risultati da 101 a 150 di 174
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile