Sfoglia per Autore  

Opzioni
Mostrati risultati da 1 a 50 di 136
Titolo Data di pubblicazione Autori File
A FPGA coprocessor for the cryptographic Tate pairing over Fp 1-gen-2008 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPELOSI, GERARDO +
Low Voltage Fault Attacks on the RSA Cryptosystem 1-gen-2009 BARENGHI, ALESSANDROPELOSI, GERARDO +
Fast Disk Encryption Through GPGPU Acceleration 1-gen-2009 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO +
Design of a Parallel AES for Graphics Hardware using the CUDA framework 1-gen-2009 BARENGHI, ALESSANDROPELOSI, GERARDOAGOSTA, GIOVANNI +
Improving first order differential power attacks through Digital Signal Processing 1-gen-2010 BARENGHI, ALESSANDROPELOSI, GERARDO +
Low voltage fault attacks to AES 1-gen-2010 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPELOSI, GERARDO +
Fault attack on AES with single-bit induced faults 1-gen-2010 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPELOSI, GERARDO +
Countermeasures against fault attacks on software implemented AES: effectiveness and cost 1-gen-2010 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPELOSI, GERARDO +
Record Setting Software Implementation of DES Using CUDA 1-gen-2010 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO +
On the efficiency of design time evaluation of the resistance to power attacks 1-gen-2011 BARENGHI, ALESSANDRO +
Security and Privacy in Smart Grid Infrastructures 1-gen-2011 BARENGHI, ALESSANDROPELOSI, GERARDO
A novel fault attack against ECDSA 1-gen-2011 BARENGHI, ALESSANDRO +
Information Leakage Discovery Techniques to Enhance Secure Chip Design 1-gen-2011 BARENGHI, ALESSANDROPELOSI, GERARDO +
On the Vulnerability of FPGA Bitstream Encryption against Power Analysis Attacks - Extracting Keys from Xilinx Virtex-II FPGAs 1-gen-2011 BARENGHI, ALESSANDRO +
Exploring the Feasibility of Low Cost Fault Injection Attacks on Sub-Threshold Devices through an example of a 65nm AES implementation 1-gen-2011 BARENGHI, ALESSANDRO +
Fault attack to the elliptic curve digital signature algorithm with multiple bit faults 1-gen-2011 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPELOSI, GERARDO +
Smart metering in power grids: Application scenarios and security 1-gen-2011 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEFUGINI, MARIAGRAZIAPELOSI, GERARDO
Simulation-Time Security Margin Assessment against Power-Based Side Channel Attacks 1-gen-2012 BARENGHI, ALESSANDROPELOSI, GERARDO +
A Code Morphing Methodology to Automate Power Analysis Countermeasures 1-gen-2012 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO
Fault injection attacks on cryptographic devices: theory, practice, and countermeasures 1-gen-2012 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONE +
Automated Security Analysis of Dynamic Web Applications through Symbolic Code Execution 1-gen-2012 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO +
Smart Meters and Home Gateway Scenarios 1-gen-2012 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEFUGINI, MARIAGRAZIAPELOSI, GERARDO
Injection Technologies for Fault Attacks on Microprocessors 1-gen-2012 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPELOSI, GERARDO +
Exploiting Bit-level Parallelism in GPGPUs: a Case Study on KEELOQ Exhaustive Key Search Attack 1-gen-2012 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO
Secure and Efficient Design of Block Cipher Implementations on Microcontrollers 1-gen-2013 BARENGHI, ALESSANDROPELOSI, GERARDOTERRANEO, FEDERICO
Enhancing Passive Side-Channel Attack Resilience through Schedulability Analysis of Data-Dependency Graphs 1-gen-2013 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDOSCANDALE, MICHELE
Drop-In Control Flow Hijacking Prevention through Dynamic Library Interception 1-gen-2013 BARENGHI, ALESSANDROPELOSI, GERARDO +
PAPAGENO: A Parallel Parser Generator for Operator Precedence Grammars 1-gen-2013 BARENGHI, ALESSANDROCRESPI REGHIZZI, STEFANOMANDRIOLI, DINOPRADELLA, MATTEO +
Design Time Engineering of Side Channel Resistant Cipher Implementations 1-gen-2013 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPALOMBA, ANDREAPELOSI, GERARDO +
Compiler-based Side Channel Vulnerability Analysis and Optimized Countermeasures Application 1-gen-2013 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO +
Parallel parsing of operator precedence grammars 1-gen-2013 BARENGHI, ALESSANDROCRESPI REGHIZZI, STEFANOMANDRIOLI, DINOPRADELLA, MATTEO
Security Analysis of Building Automation Networks: Threat Model and Viable Mitigation Techniques 1-gen-2013 ANTONINI, ALESSIOBARENGHI, ALESSANDROPELOSI, GERARDO
A Fault Induction Technique Based on Voltage Underfeeding with Application to Attacks against AES and RSA 1-gen-2013 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPELOSI, GERARDO +
Extending the Design Space for Secure Embedded System Design 1-gen-2014 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO +
Symmetric key encryption acceleration on heterogeneous many-core architectures 1-gen-2014 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDOSCANDALE, MICHELE
Snake: an End-to-End Encrypted Online Social Network 1-gen-2014 BARENGHI, ALESSANDRODI FEDERICO, ALESSANDROPELOSI, GERARDO +
Security Challenges in Building Automation and SCADA 1-gen-2014 ANTONINI, ALESSIOBARENGHI, ALESSANDROPELOSI, GERARDO +
The PAPAGENO Parallel-Parser Generator 1-gen-2014 BARENGHI, ALESSANDROCRESPI REGHIZZI, STEFANOMANDRIOLI, DINOPANELLA, FEDERICAPRADELLA, MATTEO
Towards transparently tackling functionality and performance issues across different OpenCL platforms 1-gen-2014 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDOSCANDALE, MICHELE
A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software 1-gen-2014 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDOSCANDALE, MICHELE
A combined design-time/test-time study of the vulnerability of sub-threshold devices to low voltage fault attacks 1-gen-2014 BARENGHI, ALESSANDRO +
On the Security of Partially Masked Software Implementations 1-gen-2014 BARENGHI, ALESSANDROPELOSI, GERARDO
Differential Fault Analysis for Block Ciphers: an Automated Conservative Analysis 1-gen-2014 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDOSCANDALE, MICHELE
Securing Software Cryptographic Primitives for Embedded Systems against Side Channel Attacks 1-gen-2014 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO
Design Space Extension for Secure Implementation of Block Ciphers 1-gen-2014 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDO +
Fault Sensitivity Analysis at Design Time 1-gen-2015 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEPALOMBA, ANDREAPELOSI, GERARDO
Foreword - Proceedings of the Second Workshop on Cryptography and Security in Computing Systems 1-gen-2015 PELOSI, GERARDOAGOSTA, GIOVANNIBARENGHI, ALESSANDRO +
Computer Security Anchors in Smart Grids: The Smart Metering Scenario and Challenges 1-gen-2015 BARENGHI, ALESSANDROBREVEGLIERI, LUCA ODDONEFUGINI, MARIAGRAZIAPELOSI, GERARDO
Trace-based Schedulability Analysis to Enhance Passive Side-Channel Attack Resilience of Embedded Software 1-gen-2015 AGOSTA, GIOVANNIBARENGHI, ALESSANDROPELOSI, GERARDOSCANDALE, MICHELE
Challenging the Trustworthiness of PGP: Is the Web-of-Trust Tear-Proof? 1-gen-2015 BARENGHI, ALESSANDRODI FEDERICO, ALESSANDROPELOSI, GERARDO +
Mostrati risultati da 1 a 50 di 136
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile